Standard

Harvard

APA

CBE

MLA

Vancouver

Author

Bibtex

@article{3af61eadc5264960baf9e4e8e4645f57,
title = "Accurate and Less-Disturbing Active Antiislanding Method Based on PLL for Grid-Connected Converters",
publisher = "I E E E",
author = "Mihai Ciobotaru and Agelidis, {Vassilios G.} and Remus Teodorescu and Frede Blaabjerg",
year = "2010",
volume = "25",
number = "6",
pages = "1576--1584",
journal = "I E E E Transactions on Power Electronics",
issn = "0885-8993",

}

RIS

TY - JOUR

T1 - Accurate and Less-Disturbing Active Antiislanding Method Based on PLL for Grid-Connected Converters

A1 - Ciobotaru,Mihai

A1 - Agelidis,Vassilios G.

A1 - Teodorescu,Remus

A1 - Blaabjerg,Frede

AU - Ciobotaru,Mihai

AU - Agelidis,Vassilios G.

AU - Teodorescu,Remus

AU - Blaabjerg,Frede

PB - I E E E

PY - 2010

Y1 - 2010

N2 - An accurate and less-disturbing active antiislanding method suitable for grid-connected converters using phase-locked loop (PLL) based grid synchronization is proposed in this paper. The orthogonal signal generator required by a single-phase PLL is built using a second-order generalized integrator. The inverter current reference is slightly modified each output cycle by an injected signal, and a feedback signal is extracted fromthe voltage of the point of common coupling (PCC). When the grid becomes unavailable, the feedback signal moves outside of a preset threshold value. The disturbance caused by this method is small compared to other active antiislanding methods, such as active frequency drift or frequency shift up/down. The method does not affect the zero crossing of the injected current, can be used to estimate the grid impedance, and is highly robust to different grid disturbances and stiffness. The performance of the proposed method has been studied through extensive simulations using MATLAB/Simulink and experiments. Selected results are presented to confirm its validity.

AB - An accurate and less-disturbing active antiislanding method suitable for grid-connected converters using phase-locked loop (PLL) based grid synchronization is proposed in this paper. The orthogonal signal generator required by a single-phase PLL is built using a second-order generalized integrator. The inverter current reference is slightly modified each output cycle by an injected signal, and a feedback signal is extracted fromthe voltage of the point of common coupling (PCC). When the grid becomes unavailable, the feedback signal moves outside of a preset threshold value. The disturbance caused by this method is small compared to other active antiislanding methods, such as active frequency drift or frequency shift up/down. The method does not affect the zero crossing of the injected current, can be used to estimate the grid impedance, and is highly robust to different grid disturbances and stiffness. The performance of the proposed method has been studied through extensive simulations using MATLAB/Simulink and experiments. Selected results are presented to confirm its validity.

KW - Antiislanding

KW - Grid-connected converters

KW - Inverters

KW - Photovoltaics

U2 - 10.1109/TPEL.2010.2040088

DO - 10.1109/TPEL.2010.2040088

JO - I E E E Transactions on Power Electronics

JF - I E E E Transactions on Power Electronics

SN - 0885-8993

IS - 6

VL - 25

SP - 1576

EP - 1584

ER -