Building of VHDL Reusable Components for DSP: Oriented Architectures

Ole Olsen, Vytautas Stuikys, Giedrius Ziberkas

Research output: Contribution to journalJournal articleResearchpeer-review

Original languageEnglish
JournalInformation Technology and Control
Volume9
Issue number3
Pages (from-to)43-53
ISSN1392-124X
Publication statusPublished - 1998

Cite this