Hold-Up Time Analysis of a DC-Link Module With a Series Voltage Compensator

Huai Wang, Wenchao Liu, Henry Chung

Research output: Contribution to book/anthology/report/conference proceedingArticle in proceedingResearchpeer-review

9 Citations (Scopus)
377 Downloads (Pure)

Abstract

A dc-link module composed of dc-link capacitors and a series voltage compensator has been proposed. It has been verified that the module can reduce the dc-link capacitance to 10–20% while achieving a very low voltage ripple across its output terminals. This paper investigates the required dc-link capacitance when a certain period of hold-up time is considered. Trade-off design conditions are presented and the hold-up time is compared with the solution without the series voltage compensator. The analysis is crucial to power converters connected to critical loads when hold-up time is required. The theoretical predictions have been verified by experimental results.
Original languageEnglish
Title of host publicationProceedings of the 4th IEEE Energy Conversion Congress and Exposition (ECCE 2012)
Number of pages6
PublisherIEEE Press
Publication date2012
Pages1095-1100
ISBN (Print)978-1-4673-0802-1
ISBN (Electronic)978-1-4673-0801-4
DOIs
Publication statusPublished - 2012
Eventthe Fourth IEEE Energy Conversion Congress and Exposition, ECCE 2012 - Raleigh Convention Center, Raleigh, United States
Duration: 15 Sept 201220 Sept 2012

Conference

Conferencethe Fourth IEEE Energy Conversion Congress and Exposition, ECCE 2012
LocationRaleigh Convention Center
Country/TerritoryUnited States
CityRaleigh
Period15/09/201220/09/2012

Fingerprint

Dive into the research topics of 'Hold-Up Time Analysis of a DC-Link Module With a Series Voltage Compensator'. Together they form a unique fingerprint.

Cite this