



AALBORG UNIVERSITY
DENMARK

Aalborg Universitet

A new configuration for multilevel converters with diode clamped topology

Nami, A.; Zare, F.; Ledwich, G.; Ghosh, A.; Blaabjerg, Frede

Published in:

Proceedings of The 8th International Power Engineering Conference, IPEC 2007

DOI (link to publication from Publisher):

[978-981-05-9423-7](https://doi.org/978-981-05-9423-7)

Publication date:

2008

Document Version

Publisher's PDF, also known as Version of record

[Link to publication from Aalborg University](#)

Citation for published version (APA):

Nami, A., Zare, F., Ledwich, G., Ghosh, A., & Blaabjerg, F. (2008). A new configuration for multilevel converters with diode clamped topology. In *Proceedings of The 8th International Power Engineering Conference, IPEC 2007* (pp. 920-924). IEEE. <https://doi.org/978-981-05-9423-7>

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal -

Take down policy

If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.



Nami, Ali Reza and Zare, Firuz and Ledwich, Gerard F. and Ghosh, Arindam and Blaabjerg, Frede (2007) A new configuration for multilevel converters with diode clamped topology . In *Proceedings 8th International Power Engineering Conference (IPEC 2007)*, pages pp. 661-665, Singapore.

© Copyright 2007 IEEE

Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

A New Configuration for Multilevel Converters With Diode Clamped Topology

A.Nami, F.Zare, SMIEEE, G.Ledwich, SMIEEE, A.Ghosh, FIEEE, F.Blaabjerg*, FIEEE

Abstract—Due to the increased use of renewable energy and power electronic applications, more multilevel converters (MLC) are developed. A Neutral Point Clamped (NPC) inverter is one of the most used multilevel topologies for wind turbine (WT) and photovoltaic (PV) applications. One of the most crucial points in this type of converter is dc-voltage control. In this paper, a novel multi output dc-dc converter connected to a diode clamped topology is presented. This converter, for a given duty cycles, is able to regulate the capacitor voltage to provide an appropriate input voltage for NPC regardless of load changes which can avoid neutral point balancing problem in such converters. In addition, the presented topology is suitable for renewable energy systems to boost the low rectified output-voltage. In order to verify the proposed topology, steady state analysis, modelling and simulations are carried out.

Index Terms—Multilevel inverter, diode clamped inverter, neutral point voltage, dc-dc converter, multi-output converter.

I. INTRODUCTION

SINCE wind turbine (WT) and photovoltaic (PV) systems have been addressed by many researches, the need of direct connection of these systems to a high and medium voltage grids forces modification of the multilevel topologies. Among them, (NPC) is the most common type of converter which is widely used in WT and PV applications. Fig. 1 shows a basic configuration of a three-level NPC topology. The most crucial issue in NPC is the neutral point balancing and it has been studied by several authors [1-3].

Multi output dc-dc converters are such efficient and economical devices which are used instead of several separate single output converters to make up a multi output power supply [4]. Recently, several types of multi output dc-dc converters such as switched-capacitor, LLC resonant topology, cross regulation and parallel regulation techniques which are widely use in telecommunication, computers and industrial fields, are addressed in [5-8] respectively.

This paper proposes a novel dc-dc converter with series capacitors in order to generate two different voltage levels for NPC inverter. It can also be applied for more voltage levels.




Fig.1. A circuit configuration of a traditional three-level NPC.

This converter basically operates as a boost or buck converter based on duty cycles of the switches in each subinterval of the switching period. In this converter, by controlling the duty cycles of the switches in each subinterval, the output voltage can be controlled to provide the appropriate input dc-voltage for the NPC. This can avoid the capacitors voltage unbalancing in the diode clamped topology. Moreover, by applying the presented topology in renewable energy systems, low rectified output-voltage can be boosted to a desired level.

In order to verify a feasibility of this topology and its application, steady state and dynamic analysis have been carried out. Finally simulation results are compared with the theoretical analysis both for the steady state and transient modes.

II. BASIC OF CIRCUIT

A. basic configuration and circuit diagram

A basic configuration and circuit diagram of the novel dc-dc converter with two output-voltages is shown in Fig. 2 (a). This circuit includes three switches which are named S_m , S_1 and S_2 and two capacitors C_1 and C_2 with different loads R_1 and R_2 . In the subinterval zero, S_m is turned on and the inductor can be magnetized by the current flowing through it. In the next two subintervals, S_m remains off and the two switches, S_1 and S_2 work in a complimentary fashion to charge the capacitors. When S_1 is on and S_2 is off, the inductor current can charge both C_1 and C_2 to produce v_1 and v_2 , respectively. On the other hand, when S_1 is off and S_2 is on in the last subinterval, C_1 is being discharged through R_1 as reverse current flow is prohibited by the diode, while C_2 is being charged by the inductor current. Consequently the output voltage level can be controlled by adjusting the duty cycle of each switch.

The authors are with School of Engineering Systems, Queensland University of Technology, Australia (e-mail: namia@qut.edu.au).

* Prof. Blaabjerg is with Aalborg University in Denmark.




Fig.2. A circuit diagram (a) with switch S_1 (b) with diode D_1 .

Corresponding to circuit operation, it is possible to replace the top switch S_1 by a diode, as shown in Fig. 2 (b). During the second subinterval, the diode can direct the inductor current to both the capacitors. However when S_2 is on in the last subinterval, the diode obstruct the charging current through C_1 because the voltage across the diode will be negative. Thus the switch S_2 conducts to direct the inductor current to C_2 .

Fig.3 shows the proposed dc-dc converter connected to a three-level NPC which provides multi output voltages for the converter. As described in the previous section, by controlling the proposed dc-dc converter, the input dc-voltage of inverter can be regulated to v_1 and v_2 . The following sub-section discusses the operation of the dc-dc converter in steady state.




Fig.3: an application of the multi output dc-dc converter topology for a three-level NPC

B. Steady State analysis

With respect to Fig. 2 (b), different operation modes of the circuit are described as follows:

During the subinterval zero, S_m is on and S_2 is off. Fig.4 illustrates the equivalent circuit. The inductor is magnetized by the input current and the capacitors are discharged through the loads. Fig. 5 shows the capacitors currents and the inductor voltage waveforms.




Fig.4.Equivalent circuit in first subinterval.




Fig.5.Capacitor currents and inductor voltage in first subinterval.

During the subinterval one, S_m and S_2 are switched off. Fig.6 shows the equivalent circuit. As shown in Fig. 6 and Fig. 7, the capacitors are being charged by the inductor current.




Fig.6.Equivalent circuit in second subinterval.




Fig.7.Capacitor currents and inductor voltage in second subinterval.

In subinterval two, S_m is off and S_2 is on. Fig. 8 shows the equivalent circuit. As illustrated in Fig. 9, C_2 is being charged by the inductor current and C_1 is discharging through R_1 .




Fig.8. Equivalent circuit in third subinterval.




Fig.9. Capacitor currents and inductor voltage in third subinterval.

In the steady state, the average capacitor current over one switching cycle is equal to zero, thus

$$\frac{V_1}{R_1} D_m T - \left(i - \frac{V_1}{R_1}\right) D_1 T + \frac{V_1}{R_1} D_2 T = 0 \quad (1)$$

$$-\frac{V_2}{R_2} D_m T + \left(i - \frac{V_2}{R_2}\right) D_1 T + \left(i - \frac{V_2}{R_2}\right) D_2 T = 0 \quad (2)$$

In above equations, T is defined as a switching period and D_m , D_1 , D_2 are duty cycles for subinterval zero, one and two, respectively.

The average inductor voltage over one switching cycle is equal to zero and as a result:

$$V_{dc} D_m T - (V_1 + V_2 - V_{dc}) D_1 T - (V_2 - V_{dc}) D_2 T = 0 \quad (3)$$

Also

$$D_m + D_1 + D_2 = 1 \quad (4)$$

By solving these three equations we have

$$V_1 = \frac{n D_1 V_{dc}}{n^2 (D_1 + D_2)^2 + n D_1^2} \quad (5)$$

$$V_2 = \frac{n (D_1 + D_2) V_1}{D_1} \quad (6)$$

Where $n = R_2/R_1$, the following relation holds for the inductor current,

$$I = \frac{(V_2^2 R_1 + V_1^2 R_2)}{V_{dc} R_1 R_2} \quad (7)$$

As it can be seen, the output voltages in the steady-state are related to V_{dc} , D_1 , D_2 and R_2 to R_1 ratio.

C. Modelling of the circuit based on averaging method

To construct a small-signal ac model at the quiescent operation (I , V_1 , V_2), we can assume a small perturbation at the operating point. Thus, the input variables are defined as follow $d_1(t) = D_1 + \hat{d}_1(t)$, $d_2(t) = D_2 + \hat{d}_2(t)$ and $v_g(t) = V_g + \hat{v}_g(t)$

And the output variables are given by

$$v_1(t) = V_1 + \hat{v}_1(t), v_2(t) = V_2 + \hat{v}_2(t) \text{ and } i(t) = I + \hat{i}(t)$$

Where each variable consists of two parameters, a dc value and a small perturbation signal. Thus, the above equations associated with the inductor voltage and the capacitors currents at different subintervals can be rewritten for this situation. In the subinterval zero (Fig. 2), we have the following equations:

$$v_l(t) = L \frac{di(t)}{dt} = \langle v_g(t) \rangle_T \quad (8)$$

$$i_{C_1}(t) = C_1 \frac{dv_1(t)}{dt} = -\frac{\langle v_1(t) \rangle_T}{R_1} \quad (9)$$

$$i_{C_2}(t) = C_2 \frac{dv_2(t)}{dt} = -\frac{\langle v_2(t) \rangle_T}{R_2} \quad (10)$$

Likewise from the subinterval one (Fig. 4) the equations are:

$$v_l(t) = L \frac{di(t)}{dt} = \langle v_g(t) \rangle_T - \langle v_1(t) \rangle_T - \langle v_2(t) \rangle_T \quad (11)$$

$$i_{C_1}(t) = C_1 \frac{dv_1(t)}{dt} = \langle i(t) \rangle_T - \frac{\langle v_1(t) \rangle_T}{R_1} \quad (12)$$

$$i_{C_2}(t) = C_2 \frac{dv_2(t)}{dt} = \langle i(t) \rangle_T - \frac{\langle v_2(t) \rangle_T}{R_2} \quad (13)$$

Also for the subinterval three (Fig. 6), we have:

$$v_l(t) = L \frac{di(t)}{dt} = \langle v_g(t) \rangle_T - \langle v_2(t) \rangle_T \quad (14)$$

$$i_{C_1}(t) = C_1 \frac{dv_1(t)}{dt} = -\frac{\langle v_1(t) \rangle_T}{R_1} \quad (15)$$

$$i_{C_2}(t) = C_2 \frac{dv_2(t)}{dt} = \langle i(t) \rangle_T - \frac{\langle v_2(t) \rangle_T}{R_2} \quad (16)$$

From (8 to 16), the average amounts of inductor voltage and capacitors currents over one switching cycle are computed as follows:

$$L \frac{d\langle i(t) \rangle_T}{dt} = d_m(t) \langle v_g(t) \rangle_T + d_1(t) \left[\langle v_g(t) \rangle_T - \langle v_1(t) \rangle_T - \langle v_2(t) \rangle_T \right] + d_2(t) \left[\langle v_g(t) \rangle_T - \langle v_2(t) \rangle_T \right] \quad (17)$$

$$C_1 \frac{d\langle v_1(t) \rangle_T}{dt} = -d_m(t) \frac{\langle v_1(t) \rangle_T}{R_1} + d_1(t) \left[\langle i(t) \rangle_T - \frac{\langle v_1(t) \rangle_T}{R_1} \right] - d_2(t) \frac{\langle v_1(t) \rangle_T}{R_1} \quad (18)$$

$$C_2 \frac{d\langle v_2(t) \rangle_T}{dt} = -d_m(t) \frac{\langle v_2(t) \rangle_T}{R_2} + d_1(t) \left[\langle i(t) \rangle_T - \frac{\langle v_2(t) \rangle_T}{R_2} \right] + d_2(t) \left[\langle i(t) \rangle_T - \frac{\langle v_2(t) \rangle_T}{R_2} \right] \quad (19)$$

As the sum of the duty cycles equals one, we have

$$d_m(t) + d_1(t) + d_2(t) = 1 \quad (20)$$

Consequently, by substitution of (14-16) in (17-19), the small-signal equations can be extracted as below:

$$L \frac{d\hat{i}(t)}{dt} = \hat{v}_g(t) - D_1 \hat{v}_1(t) - (D_1 + D_2) \hat{v}_2(t) - (V_1 + V_2) \hat{d}_1(t) - V_2 \hat{d}_2(t) \quad (21)$$

$$C_1 \frac{d\hat{v}_1(t)}{dt} = -\frac{\hat{v}_1(t)}{R_1} + D_1 \hat{i}(t) + \hat{I} d_1(t) \quad (22)$$

$$C_2 \frac{d\hat{v}_2(t)}{dt} = -\frac{\hat{v}_2(t)}{R_2} + (D_1 + D_2) \hat{i}(t) + \hat{I} d_1(t) + \hat{I} d_2(t) \quad (23)$$

Considering these equations and choosing the capacitors voltages and the inductor current as the state vector variables, where $v_g(t)$ and $d(t)$ are the inputs of small-signal ac model of the system, the ac circuit model can be defined as shown in Fig.10.




Fig.10: Small-signal ac equivalent circuit model of a multi-output converter

III. SIMULATION RESULT

The objective of this section is to verify the proposed topology by comparing the theoretical results for the steady-state and modelling with the simulation results at different conditions and operation modes. As presented in the final equations, in the steady state the output voltages can be controlled by the duty cycles of the switches and the load impedance. In order to consider the effect of the load on the output voltages, simulations have been performed for three different load conditions ($n_1=1$, $n_2=1.5$ and $n_3=0.67$) where $n=R_1/R_2$. The simulation results are shown in Fig. 11 to Fig. 13 for a wide range of variables. These simulation results show that the output voltage can be controlled by suitable duty cycles regardless of changes in the load. Another advantage of this topology is that the dc-dc converter can be either a boost or a buck boost converter.




Fig.11.Variation of V_1 and V_2 in terms of D_1 and D_2 for $n_1=1$




Fig.11. Variation of V_1 and V_2 in terms of D_1 and D_2 for $n_2=1.5$




Fig.11. Variation of V_1 and V_2 in terms of D_1 and D_2 for $n_3=0.67$

Fig.12 represents the output voltages in simulations for three different load conditions in the steady state, where $T=0.0001s$, $R_1=R_2=10\Omega$, D_1 and D_2 are 0.2. The simulation results confirm the theoretical analysis and the equations for the steady state operation.

In order to verify the small-signal ac model, two different simulations have been carried out in SIMULINK based on the averaging model and the circuit diagram shown in Fig. 13 with ideal components and same capacitors and inductor values. The simulation results are shown in Fig. 13 and the only error part between these models are associated with the high frequency part of the signal which is not considered in the averaging techniques. For this case study, the load parameters chosen are $R_1=10\Omega$, $R_2=10\Omega$, D_1 and D_2 are 0.2.




Fig.12. Output voltages for three load conditions (a) $R_1=R_2$, (b) $R_2=1.5R_1$, (c) $R_1=1.5R_2$




Fig.13. waveforms for small-signal ac model and switching circuit model (a) $v_1(t)$, (b) $v_2(t)$, (c) $i(t)$.

IV. CONCLUSION

In this paper, a new topology for a multi output dc-dc converter is presented in order to supply input voltages for a diode-clamp multilevel inverter. Using this circuit, the input voltages of the NPC can be adjusted to a desired voltage level by the dc-dc converter thereby solving the main problem associated with balancing the capacitors voltages in the NPC topology. Furthermore, since the dc output voltage of PV or wind turbine systems are not very high, this topology is a suitable candidate for these systems as it can boost the input voltage for a transformer less grid connection based on the multilevel topology. To verify the operation of this topology, both steady-state and small-signal ac model have been compared through simulation.

V. REFERENCES

[1] A.Bendre, G.Venkataramanan, D.Rosene and V.Srinivasan, Modelling and design of a neutral-point voltage regulator for a three-level diode clamped inverter using multiple-carrier modulation," IEEE Transactions on Industrial Electronics, pp. 718-726, Vol.53, June 2006.
 [2] N.Celanovic, D.Boroyevich, "A Comprehensive study of neutral-point voltage balancing Problem in three-level neutral-point clamped voltage source

PWM inverters," IEEE Transactions on Power Electronics, pp.242-249, Vol.15, 2000.
 [3] J.Pou, R.Pindado, D.Boroyevich, P.Rodriguez, "Evaluation of the low-frequency neutral point voltage oscillations in the three-level inverter," IEEE IECON'2003, pp.21792184, Vol.3, November 2003.
 [4] X.Yunxiang and G.Jiuchao, "Study on the voltage stability of multi-output Converters," IEEE IPEMC'2004, pp. 482-486, Vol. 2, August 2004.
 [5] I.Harada, N.hara, F.Ueno and I.Oota, "Multi-output SC type DC-DC Converter using a flexible capacitor ring operation," IEEE INTELEC'99, June 1999.
 [6] Y.Gu, L.Hang, H.Chen, Zh.Lu, Zh.Qian and J.Li, "A simple structure of LLC resonant DC-DC converter for multi-output application," IEEE APEC'2005, pp. 1485-1490, Vol.3, March 2005.
 [7] K N Bateson and D C Hamill, "Cross-regulation in two related multi-output resonant DC to DC converters," IEEE Power Electronics and Variable-Speed Drives, pp. 262-267, October 1994.
 [8] A.Ferreres, J.A.Carrasco, E.Sanchis, J.M.Espi and E.Maset, "Application of a novel parallel regulation technique in two output forward converter," IEEE PESC'99, pp. 914-919, Vol.2, July 1999.
 [9] J.Rodriguez, J.S.Lai and F.Zh.Peng, "Multilevel inverters: A survey of topologies, control, and applications" IEEE Transactions on Industrial Electronics, Vol.49, August 2002.