A novel electro-thermal model for wide bandgap semiconductor based devices
Sintamarean, Nicolae Cristian; Blaabjerg, Frede; Wang, Huai

Published in:

DOI (link to publication from Publisher):
10.1109/EPE.2013.6631982

Publication date:
2013

Document Version
Early version, also known as pre-print

Link to publication from Aalborg University

Citation for published version (APA):
A Novel Electro-Thermal Model for Wide Bandgap Semiconductor Based Devices

Nicolae-Christian Sintamarean
Frede Blaabjerg
Huai Wang

Suggested Citation
A Novel Electro-Thermal Model for Wide Bandgap Semiconductor Based Devices

C. Sintamarean, F. Blaabjerg, H. Wang
Department of Energy Technology, Center of Reliable Power Electronics
Aalborg University, Pontoppidanstraede 101, 9220 Denmark
E-Mail: ncs@et.aau.dk, fbl@et.aau.dk, hwa@et.aau.dk

Keywords

Abstract
This paper propose a novel Electro-Thermal Model for the new generation of power electronics WBG-devices (by considering the SiC MOSFET-CMF20120D from CREE), which is able to estimate the device junction and case temperature. The Device-Model estimates the voltage drop and the switching energies by considering the device current, the off-state blocking voltage and junction temperature variation. Moreover, the proposed Thermal-Model is able to consider the thermal coupling within the MOSFET and its freewheeling diode, integrated into the same package, and the influence of the ambient temperature variation. The importance of temperature loop feedback in the estimation accuracy of device junction and case temperature is studied. Furthermore, the Safe Operating Area (SOA) of the SiC MOSFET is determined for 2L-VSI applications which are using sinusoidal PWM. Thus, by considering the heatsink thermal impedance, the switching frequency and the ambient temperature, the maximum allowed drain current is determined according to the thermal limitations of the device. Finally, dynamic study of MOSFET junction and case temperature is also performed by considering the variation of the ambient temperature and of the load current.

Introduction
The converter availability in the application is the most important aspect which depends on the component reliability, efficiency and its maintenance. Therefore, highly reliable components are required in order to minimize the downtime during the lifetime of the converter and implicitly the maintenance costs [1],[2]. Temperature is the most important stressor which involves failure among the converter components, especially in semiconductor devices, capacitors and PCBs [3],[4]. Therefore, the maximum electrical ratings and the thermal limitations of the semiconductor devices plays a key role in the robustness design and reliability of power electronics converters [1].

The producers should guarantee that under all mentioned operating conditions, the case and junction temperature of all devices do not exceed their designed physical limits otherwise, it may involve failures of the product [5]. This problem has a higher impact for the new generation of power converters based on WBG-devices, due to their superior Electro-Thermal properties which involves a higher temperature operating point, compared to the Si-based devices [6]. Therefore, it is important to carry out a thermal loading analysis of the devices, in order to determine if they are performing within the maximum allowed physical limits, especially for the worst case scenario. This paper deals with a novel Electro-Thermal Model which estimates the device parameters by considering also the temperature impact, the ambient temperature variation, the thermal-coupling between MOSFET-Diode and the heatsink thermal impedance for PWM controlled 2L-VSI.

Proposed Electro-Thermal Model
The Electro-Thermal Model deals with the analysis of both electrical and thermal performances, which interacts with each other by the power dissipation of the electronics devices [7].
The main goal of the proposed model is to estimate the junction and case temperature for the new generation of power electronics devices. The Electro-Thermal Model has been implemented for the SiC diode (C4D20120A) and MOSFET (CMF20120D) from Cree in Matlab/Simulink by using M-functions. According with Fig. 1, three types of models are involved in the electro-thermal analysis: the device model, the power loss model and the thermal model.

**Device model**

The main purpose of the Device-Model is to estimate the voltage drop across the device, the leakage current and the switching energies as a function of the current, the off-state blocking voltage and junction temperature. Furthermore, the estimated parameters and the switching frequency will be used into the \( P_{\text{loss}} \) Model where, the instantaneous conduction (\( P_C \)), blocking/leakage (\( P_B \)) and switching losses (\( P_{SW} \)) of the device are calculated. Moreover, the total losses (\( P_{\text{tot,loss}} \)) and the ambient temperature are feed into the thermal model which estimates the device case and the junction temperature. Finally, by providing the junction temperature as a feedback to the device model, the temperature impact is considered. The total losses (\( P_{\text{tot,loss}} \)) of the device are given by:

\[
P_{\text{tot,loss}} = P_C + P_{SW} + P_B
\]

(1)

**Conduction losses**

The MOSFET (diode) conduction losses are produced by the on-state drain-source (forward) voltage drop \( V_{DS} \) (\( V_F \)) across the power device and the instantaneous value of the current \( I_D \) (\( I_F \)), which is flowing through it. As shown in Fig. 3, they occur only during the on-state of the device and they are calculated as:

\[
P_C(t) = \frac{1}{T_{\text{on}}} \int_{T_{\text{off}}}^{T_{\text{on}}} V_{\text{FB}}(t) \cdot i_D(t) \, dt
\]

(2)

The current \( I_D \) (\( I_F \)) is known thus, the \( V_{DS} \) (\( V_F \)) has to be estimated in order to have an accurate calculation of the conduction losses. The on-state voltage is related to the device current and the junction temperature variations.

\[
V_F = n \cdot V_{th} \cdot \ln \left( \frac{I_F}{I_S} + 1 \right) + R_{sc} \cdot I_F
\]

(3)
Where \( n = 4 \) is a constant which has been determined in order to improve the estimation accuracy of the on-state voltage \( V_F \). Furthermore, the thermal voltage \( V_{Th} \), the saturation current \( I_s \) and the on state resistance \( R_{AC} \) are modeled as a function of the junction temperature \( T_j \). The \( V_{Th} \) estimation according with \( T_j \) variation, is achieved by implementing (4) where \( k = 1.38 \cdot 10^{-23} \text{J/K} \) is the Boltzmann constant and \( q = 1.60 \cdot 10^{-19} \text{J/V} \) is the elementary electron charge.

\[
V_{Th} = \frac{k \cdot T_j}{q}
\]  
(4)

Moreover, the saturation current \( I_s \) is determined by considering:

\[
I_s = \alpha \cdot e^{-\frac{T_j - T_{ref}}{\beta}}
\]  
(5)

Where \( \alpha \) and \( \beta \) are found by applying the least square method considering the values available from the datasheet graph for different temperature.

Finally the on-state resistivity variation according with the temperature is obtained in (6).

\[
R = [\alpha \cdot (T_j - T_{ref}) + 1] \cdot R_0
\]  
(6)

Where \( R_0 \) is the initial resistance at temperature \( T_{ref} \), \( \alpha \) is the temperature coefficient and \( T_{ref} \) is the reference temperature for which \( \alpha \) is mentioned.

The MOSFET is modeled as an ideal switch in series with a resistance (Fig. 2 (b)). Thus, in order to include the on state drain source resistance variation as a function of \( T_j \), the equation (6) is used. Therefore, the MOSFET on-state voltage drop estimation is performed as:

\[
V_{DS} = I_s \cdot [\alpha \cdot (T_j - T_{ref}) + 1] \cdot R_0
\]  
(7)

Finally, the obtained parameters values for the mentioned devices are emphasized in Table I.

### Table I: Diode and MOSFET models parameters

<table>
<thead>
<tr>
<th>SiC Devices from CREE</th>
<th>Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>Diode C4D20120A</td>
<td>( R_{Ac} = 0.01177 \cdot (T_j - 273.15) + 0.019 )</td>
</tr>
<tr>
<td>MOSFET CMF20120D</td>
<td>( R_{DS} = [0.00407 \cdot (T_j - 273.15) + 1] \cdot 0.07356 )</td>
</tr>
</tbody>
</table>

### Blocking losses

The MOSFET blocking losses are produced by the leakage current \( I_{LM} \) and the off-state blocking voltage \( V_{DD} \) of the power device. They occur only during the off-state time of the device and they are calculated using:

\[
P_B(t) = \frac{1}{T_{off}} \int_0^{T_{off}} V_{DD}(t) \cdot i_L(t) dt
\]  
(8)

The leakage current depends on the blocking voltage capability and the temperature of the semiconductor chip. The value of this current is very low, therefore, these losses can be neglected, but for improving the model accuracy, they are considered in this paper. The same procedure is applied when calculating the conduction and \( P_B \) of the diode. The main difference is that for conduction losses are considered the on-state forward voltage \( V_F \) of the diode and its freewheeling current \( I_F \), and for blocking losses are considered the leakage current of the diode \( I_{LD} \) and its reverse blocking voltage \( V_R \).

### Switching losses

When a transition from OFF to ON (or opposite) is performed, the voltage and the current do not change instantaneously. There is a transient period, emphasized in Fig. 3, which produces the \( P_{SW} \). These losses are related to the off-state blocking voltage \( V_{DD} \), the instantaneous drain current \( I_D \), the switching frequency \( f_{SW} \) and the \( T_j \). They are calculated using the equation (9).

\[
P_{SW} = (E_{on} + E_{off}) \cdot f_{SW}
\]  
(9)

In equation (9) \( E_{on} \) and \( E_{off} \) represent the turn-on and turn-off energies. These energies are not easy to calculate, since they depend on the dynamics of the commutation process. The estimation of the \( E_{on} \) and \( E_{off} \) is done by using the equations (10) and (11).

\[
E_{on} = \int_0^{T_{on}} V_{DD}(t) \cdot i_D(t) dt = E_{onb} + E_{onbr} = V_{DD} \cdot I_D \cdot \frac{T_{on} + T_{off}}{2} + Q_t \cdot V_{DD}
\]  
(10)
\[ E_{\text{off}} = \int_{0}^{t_{\text{rv}}} v_{\text{gd}}(t) \cdot i_{\text{p}}(t) \, dt = V_{\text{dd}} \cdot I_{\text{p}} \cdot \frac{t_{\text{r}} + t_{\text{f}}}{2} \]  

where \( t_{\text{r}} \) is the rising time of the current, \( t_{\text{f}} \) is the falling time of the voltage, \( t_{\text{rv}} \) is the rising time of the voltage, and \( Q_{\text{GD}} \) is the reverse recovery charge of the diode.

The current \( I_{\text{p}} \) which is flowing through the device and the \( V_{\text{DD}} \) are known thus, in order to have an accurate calculation of \( E_{\text{on}} \) and \( E_{\text{off}} \), the parameters that have to be estimated are: the commutation times \( t_{\text{r}}, t_{\text{f}}, t_{\text{rv}}, t_{\text{f}}, \) and the \( Q_{\text{GD}} \) of the diode. Actually, the turn-on and turn-off switching times are changing according with the off-state blocking voltage, drain current and junction temperature variations. The calculation of the commutation times is done according with Table II.

\[ t_{\text{r}}, t_{\text{f}}, t_{\text{rv}}, t_{\text{f}}, \]  

\( \text{Table II: Turn-on and turn-off commutation time} \)

<table>
<thead>
<tr>
<th>Current</th>
<th>Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>( t_{\text{r}} = R_{\text{G}} \cdot C_{\text{GS}} \cdot \ln \left( \frac{V_{\text{Gson}} - V_{\text{th}}}{V_{\text{Gson}} - V_{\text{pl}}} \right) )</td>
<td>( t_{\text{rv}} = \frac{Q_{\text{GD}}}{I_{\text{Geff}}} ) where ( I_{\text{Geff}} = \frac{V_{\text{pl}}}{R_{\text{G}}} )</td>
</tr>
</tbody>
</table>
| \( t_{\text{f}} = R_{\text{G}} \cdot C_{\text{GS}} \cdot \ln \left( \frac{V_{\text{pl}}}{V_{\text{th}}} \right) \) | \( t_{\text{ff}} = \frac{Q_{\text{GD}}}{I_{\text{Geff}}} \) where \( I_{\text{Geff}} = \frac{V_{\text{Gson}} - V_{\text{pl}}}{R_{\text{G}}} \)

Moreover, the gate-drain charge \( Q_{\text{GD}} \) is calculated by considering equation (13).

\[ Q_{\text{GD}} = C_{\text{GD}}(V_{\text{DD}} - V_{\text{th}}) \quad \text{for} \quad C_{\text{GD}} = \frac{C_{\text{GD1}} + C_{\text{GD2}}}{2} \]

In the device datasheet is provided the typical dependence of the gate and drain-source voltage \( V_{\text{DS}} \). In order to calculate the voltage rise and fall times with a reasonable accuracy, the non-linearity of \( C_{\text{GD}} \) has to be taken into account, thus, a two point approximation is used:

- If \( V_{\text{DS}} \in \left[ 0, V_{\text{DD}} / 2 \right] \), then the gate-drain capacitance takes value according with the on-state voltage drop variation, \( C_{\text{GD1}} = C_{\text{GD}}(V_{\text{DS}}) \).
- For \( V_{\text{DS}} \in \left[ V_{\text{DD}} / 2, V_{\text{DD}} \right] \), the gate-drain capacitance takes value of \( C_{\text{GD2}} = C_{\text{GD}}(V_{\text{DD}}) \).

In Table II, it can be noticed that the threshold \( V_{\text{th}} \) and Miller plateau voltage \( V_{\text{pl}} \) are of major importance, influencing the switching characteristic in terms of rise and fall times of the MOSFET voltage and current. Therefore, special attention is given to the estimation of \( V_{\text{pl}} \) and \( V_{\text{th}} \) considering the drain current variation and the temperature impact. The proposed method relies on the typical transfer characteristics curves mentioned in datasheet. Afterwards, two points belonging to the same temperature curve are chosen and their corresponding drain current \( (I_{\text{D1}} \) and \( I_{\text{D2}} \)) and gate-source voltage \( (V_{\text{GS1}} \) and \( V_{\text{GS2}} \)) are used. Furthermore, the \( V_{\text{th}} \) and \( V_{\text{pl}} \) are calculated according with the equations (14). The same procedure is applied when the calculation is performed for the second temperature curve. Finally, by using the proposed method, the switching losses can be estimated for different current levels, considering also the temperature influence.

\[ V_{\text{th}} = V_{\text{GS1}} \cdot \sqrt{I_{\text{D2}} - V_{\text{GS2}}} \cdot \sqrt{I_{\text{D1}}} \quad \text{and} \quad V_{\text{pl}} = V_{\text{th}} + \frac{I_{\text{D}}}{\sqrt{K}} \]

Where \( I_{\text{D1}} = K \cdot (V_{\text{GS1}} - V_{\text{th}})^2 \Rightarrow K = \frac{I_{\text{D1}}}{(V_{\text{GS1}} - V_{\text{th}})^2} \)

When dealing with diode switching losses estimation, a different approach has to be considered. The minority carriers, which have flooded the PN-junction during the on-state phase, must be removed before the diode can start to block the reverse voltage. This reverse recovery current, not only determines the turn-off losses of the diode, but also will be absorbed by the MOSFET, causing its additional turn-on losses.
The current rise time of the diode is determined by the turn-off time of the MOSFET and the load current, which determines the $dI/dt$. The datasheet of the studied device shows also the turn-on recovery time $t_{rr}$ and the turn-on overvoltage $V_{FR}$ according with $dI/dt$ variation. Thus, the $t_{rr}$ and $V_{FR}$ are determined according with $dI/dt$ variation. Finally, the turn-on energy $E_{on}$ is calculated as:

$$E_{on} = I_{F} \cdot V_{FR} \cdot t_{rr}$$

(15)

The current fall time of the diode is determined by the turn-on time of the MOSFET and the load current, resulting that $dI/dt$ calculation considers the temperature impact. Moreover, the reverse-recovery peak current $I_{RM}$ and the reverse-recovery time $t_{rr}$ are chosen from the datasheet according with the $dI/dt$ variation.

$$E_{off} = I_{RM} \cdot V_{X} \cdot t_{rr}$$

(16)

It is worth to mention that the device datasheet provides typical output characteristics graphs which emphasize the $t_{rr}$, $V_{FR}$, $t_{rr}$ and $I_{RM}$ according with $dI/dt$ for two junction temperatures, 25°C and 125°C respectively. Therefore, the diode commutation energies were calculated for two different temperature curves. By performing the interpolation within the mentioned curves, it is possible to estimate the energies for different junction temperature levels than the mentioned ones. Finally, the turn-on and turn-off power losses are calculated by multiplying the pulse energies with the switching frequency.

**Device model validation**

The proposed Electro-Thermal Model has been implemented for the mentioned devices in Matlab/Simulink by using M-functions. The device model validation has been made by comparing the obtained simulation results with the experimental values from the device datasheet, by applying the same conditions.

Fig. 4 (a) and (b) presents the $V_{F}$ (a) and $V_{DS}$ (b) estimation when the current is increased from 0A to 40A, for junction temperature values between 25°C and 125°C. According to the obtained results, it is worth to mention that the model is performing a good estimation in the whole working area, the largest deviation from the read points in the datasheet being of 2 %. Furthermore, Fig. 4 (c) and (d) presents the MOSFET estimated switching energies $E_{on}$ (c) and $E_{off}$ (d) when the junction temperature is increasing from 25°C to 125°C for current levels between 2A and 40A with steps of 2A and for a constant $V_{IDB}$ of 800V. Also for this case were obtained similar values of energies with those provided by the datasheet when the same conditions were considered.
Thermal model

The studied case presents the discrete device CMF20120D from CREE which has the transistor MOSFET and the freewheeling diode integrated on the same package (TO-247). Physically, (Fig.5(a)) the transistor and diode power losses flow through separate ways from their own junction to the baseplate, where temperatures are equal for contacting the same case. Afterwards, they merge together and flow through the heatsink and dissipate to the ambient.

In order to achieve a good estimation of the junction and case temperatures, there are three main aspects that should be considered in the thermal model. The device case temperature is a consequence of the total loss ($P_{loss}$) produced by the transistor and diode. The temperature of the transistor chip (respectively diode) varies also due to the diode chip losses (transistor chip losses). The impact of the ambient temperature variations need to be considered.

![Fig. 5: Heat dissipation through the internal structure of the device (a) and proposed thermal model structure (b)](image-url)
Those aspects are included in the proposed model due to the thermal coupling of the MOSFET and diode losses. Thus, according to Fig. 5 (b), $T_c$ is determined by the device $P_{tot}$, and the MOSFET (Diode) $T_j$ is influenced also by diode (MOSFET) power losses. The thermal impedance and temperatures across the device are emphasized in Fig. 5 (a). $R_{jc}$ is the junction-case thermal resistance while $R_{ch}$ and $R_{ha}$ are the thermal resistance of the thermal grease and heatsink respectively.

$$Z_{th,jc} = \sum_{i=1}^{n} R_i \cdot (1 - e^{-t_i})$$  \hspace{1cm} (17)

To estimate the thermal impedance of the device, first order transfer functions are used. The $R_{jc}$ and $\tau_{jc}$ parameters are determined by implementing (17) in the CFTOOL from Matlab in order to estimate the thermal impedance curve provided in the device datasheet according to Fig. 6. It is worth to mention that a number of four parameters are more than sufficient for a good estimation of the Cauer Network. The obtained parameters for the device can be seen in Table III.

![Thermal impedance of the MOSFET](image1)

(a) Thermal impedance of the MOSFET

![Thermal impedance of the Diode](image2)

(b) Thermal impedance of the Diode

**Fig. 6: Thermal impedance estimation of the device by considering the transistor and its freewheeling diode**

**Table III: Device Thermal Impedance Parameters Estimation**

<table>
<thead>
<tr>
<th>No.</th>
<th>$R_{dD}[K/W]$</th>
<th>$\tau_{Mjc}[s]$</th>
<th>$R_{dD}[K/W]$</th>
<th>$\tau_{Djc}[s]$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>0.1225</td>
<td>7.7e-4</td>
<td>9.634e-5</td>
<td>3.692</td>
</tr>
<tr>
<td>2.</td>
<td>0.3003</td>
<td>1.547e-2</td>
<td>0.01513</td>
<td>3.67</td>
</tr>
<tr>
<td>3.</td>
<td>0.5574</td>
<td>37.43</td>
<td>0.2524</td>
<td>1.536e-3</td>
</tr>
<tr>
<td>4.</td>
<td>0.565</td>
<td>31.05</td>
<td>0.3576</td>
<td>3.271e-2</td>
</tr>
</tbody>
</table>

Moreover, by applying device $P_{tot}$ as input to the MOSFET/diode estimated $Z_{th}$ the $\Delta T_{jc}$ is obtained. Applying $P_{tot}$ to the $Z_{th,ca}$ the temperature $\Delta T_{ca}$ is achieved. The ambient temperature variation from its initial value $T_{a}=25^\circ C$ to the final value $T_{a}=30^\circ C$ is also considered. Finally, the $T_c$ and $T_j$ of the device are determined by using the following equations (18).

$$T_c = \Delta T_{ca} + T_a$$

$$T_j = \Delta T_{jc} + T_c$$  \hspace{1cm} (18)

Another important aspect in the thermal model design is the heatsink thermal impedance ($Z_{th,ha}$). The $Z_{th,ha}$ has been calculated for the following conditions: $I_D=22A$, $f_{sw}=50kHz$, the maximum ambient temperature $T_{a}=30^\circ C$ and the device case temperature should not exceed its maximum allowed physical limits of $T_c=100^\circ C$. The obtained value for the heatsink thermal impedance is $R_{th,ha}=3[K/W]$ and the time response is $\tau_{ha}=12s$. Additionally, the values for the thermal grease were considered according with the data provided by the manufacturer which includes the material properties, the layer width and the commune contact surface of the device-heatsink connection as $R_{ch}=0.0026 [K/W]$ and a time response of $\tau_{ch}=0.01s$. 
Simulation results

Considering all the above mentioned specifications, the proposed Electro-Thermal Model of the SiC-MOSFET from CREE (CMF20120D), has been implemented in Matlab/Simulink by using M-functions. The proposed model is validated by comparing it with a model built in Matlab/Simulink and Plecs toolbox, when the same conditions are applied. A structure of a sinusoidal pulse width modulation (PWM) for two level voltage source inverter with a switching frequency of 50kHz is used. The peak current is \( I_{\text{D}} = 22 \, \text{A} \), the voltage applied across the device is \( V_{\text{DD}} = 800 \, \text{V} \), the heatsink thermal impedance of \( Z_{\text{th}} = 3 \, \text{[K/W]} \) and finally the ambient temperature of \( T_a = 30^\circ \text{C} \). Fig. 7 (a) presents a comparison study between the MOSFET thermal cycling estimation obtained with the proposed model (considering also the closed loop temperature feedback) \( T_{\text{jmCL}} \) (red signal) and with the Plecs model \( T_{\text{jplecs}} \) (green signal). According with the Fig. 7 (a) can be stated that the obtained results with both models are very similar, the estimated peak temperature is with 1.1°C higher in case of the Plecs model. Moreover, in order also to study the influence of the parameters variation once with the temperature variations, a case study which is not considering the temperature loop feedback has been performed (and the results are emphasised with blue line signal). When analysing the obtained results, Fig. 7 (a) shows that the estimated junction peak temperature in open loop (blue signal) is with 3.7°C lower than in closed loop (red signal). This difference will have an impact from the reliability studies point of view. Therefore, to improve the accuracy of the model it is very important to consider also the temperature loop feedback. In order to emphasise the thermal coupling between MOSFET and its freewheeling diode, a case study have been performed by considering that the current stress which is flowing through the MOSFET is equal with the reverse current which flows through the diode. Fig. 7 (b) shows that the Diode/MOSFET junction chip temperature varies also due to MOSFET/Diode losses, and the device case temperature \( T_c \) varies due to \( P_{\text{tot}} \), therefore MOSFET-Diode thermal coupling was achieved by implementing the proposed model.

![Figure 7: Thermal loading comparison within the proposed model and a model built in Plecs toolbox (a) and the thermal coupling influence within MOSFET and its freewheeling diode (b)](image)

Fig.8 presents the safe operating area (SOA) of the SiC MOSFET-CMF20120D from CREE by considering the maximum allowed drain current according with the switching frequency and heatsink thermal impedance variation. The calculated SOA is performed for 2L-VSI applications which are using sinusoidal PWM. In order to determine the SOA limits, the following parameters are provided as input to the model: drain current \( I_{\text{D}} \), the voltage is constant \( V_{\text{DD}} = 800 \, \text{V} \), the power factor is \( \cos \varphi = 1 \), the switching frequency \( f_{\text{sw}} \) varies from 10 kHz to 100kHz according with the study case, the heatsink thermal impedance \( Z_{\text{th}} \) which can be 2 K/W, 3 K/W or 5 K/W, the ambient temperature which is considered constant at \( T_a = 30^\circ \text{C} \), and the thermal limitations of the device in terms of case and junction temperature \( T_c = 100^\circ \text{C} \) and \( T_j = 135^\circ \text{C} \). By considering the heatsink thermal impedance (2 K/W, 3 K/W or 5K/W) and a certain switching frequency (from 10 kHz to 100 kHz) according with the study case, the maximum allowed drain current is determined in order to not exceed the thermal limitations of the device.
Fig. 8: Safe operating area (SOA) of the SiC MOSFET-CMF20120D from CREE by considering the maximum allowed drain current according with switching frequency and heatsink thermal impedance variation for 2L-VSI applications which are using sinusoidal PWM

Selecting the operating point A from the SOA (Fig. 8), for a heatsink thermal impedance $Z_{th1}=3 \text{ K/W}$ and a switching frequency of 50 kHz, the maximum allowed drain current is 22 A. If the application requires a higher current for the same switching frequency (e.g. 30 A for 50 kHz, point B) or a higher switching frequency for the same current (e.g. 87 kHz for 22 A, point C) the thermal impedance of the heatsink has to be decreased to $Z_{th2}=2 \text{ K/W}$, otherwise the physical thermal limitations of the device are exceeded. Moreover, Fig. 9 emphasizes this in more details, if the operating point A is exceeded from switching frequency point of view, by keeping the same heatsink thermal impedance of $Z_{th1}=3 \text{ K/W}$ and the same current $I_d=22$ A. Fig. 9 shows that for a switching frequency up to 50 kHz, the device is not exceeding the maximum allowed limits of case and junction temperature. If the $f_{sw}$ is increased to 70 kHz, the thermal limitations of the device are exceeded, this involving device failure. From losses sharing point of view, as it was expected, by increasing the switching frequency and keeping the same load current, only switching losses are increasing as the conduction losses remain the same.

Fig. 9: Conduction and switching losses sharing by increasing the switching frequency for the same drain current of 22A and the corresponding thermal cycling variation of the MOSFET junction and case temperatures for a thermal impedance $Z_{th}$, heatsink of 3 K/W and ambient temperature of 30°C

Finally, a transient study of the MOSFET thermal loading is also performed by considering the conditions of the operating point A. Two main aspects are considered when dealing with dynamics response of the device junction and case temperature, first the ambient temperature is changed from 25°C to 30°C at time 30.56 s and second the load current is changed from 22A to 17A at time 31s. According to the obtained results shown in Fig. 10, it is worth to mention that, after 0.3s (0.58s) from
the mentioned $T_0$ step ($I_0$ load current step), the junction temperature $T_j$ is stabilizing at 118.4°C (92.7°C) and the case temperature at $T_c=100°C$ (82°C).

![Graph showing transient response of thermal cycling variation of junction and case temperatures](image)

**Fig. 10:** Transient response of the thermal cycling variation of the junction and case temperatures when the ambient temperature $T_a$ is changing from 25°C to 30°C at time 30.56 s and the device current $I_0$ is changing from 22A to 17A at time 31s

**Conclusion**

A novel Electro-Thermal Model for the new generation of power electronics WBG devices has been implemented by considering the SiC MOSFET-CMF20120D from CREE. The proposed Device-Model estimates the voltage drop across the device and the switching energies as a function of device current, the off-state blocking voltage and junction temperature variation. The validation of the device model has been performed by comparing the estimated parameters with the ones provided by the datasheet. Moreover, the proposed Thermal-Model is able to consider the thermal coupling within the MOSFET and its freewheeling diode integrated on the same package, and the influence of the ambient temperature variation. The proposed model validation has been achieved by obtaining similar results with a model built in Matlab/Simulink and Plecs toolbox, when the same conditions were applied. The obtained results emphasized the importance of using the temperature loop feedback in order to improve the accuracy of the device junction and case temperature estimation. Afterwards, a case study has been implemented in order to highlight the results concerning the thermal coupling between the MOSFET and the diode. Moreover, the SOA of the SiC MOSFET has been determined for 2L-VSI applications which are using sinusoidal PWM. Thus, by considering the heatsink thermal impedance, the switching frequency and the ambient temperature, the maximum allowed drain current has been determined in order not to exceed the thermal limitations of the device. Finally, the dynamic study of MOSFET junction and case temperature has been also performed by considering the variation of the ambient temperature and of the load current.

**References**


