Small-Signal Modeling, Analysis and Testing of Parallel Three-Phase-Inverters with A Novel Autonomous Current Sharing Controller

Yajuan Guan, Juan C. Vasquez, Josep M. Guerrero
Research Programme on Microgrids www.microgrids.et.aau.dk
Department of Energy Technology Department
Aalborg University, Aalborg, Denmark
ygui@et.aau.dk

Abstract—A novel simple and effective autonomous current-sharing controller for parallel three-phase inverters is employed in this paper. The novel controller is able to endow to the system high speed response and precision in contrast to the conventional droop control as it does not require calculating any active or reactive power, instead it uses a virtual impedance and a SFR phase-locked loop. The small-signal model of the system was developed for the autonomous operation of inverter-based microgrid with the proposed controller. The developed model shows large stability margin and fast transient response of the system. This model can help identifying the origin of each of the modes and possible feedback signals for design of controllers to improve the system stability. Experimental results from two parallel 2.2 kVA inverters verify the effectiveness of the novel control approach.

Keywords—three-phase parallel inverters; modeling; autonomous current control

I. INTRODUCTION

In microgrids, droop control method has been dominated the autonomous control of parallel inverters in the last decade [1], [2]. Although this technique only needs local information to operate, it presented a number of problems that were solved along the literature [3]-[9]. The first one is that the droop coefficients that regulate frequency and amplitudes are basically proportional terms, so that in order to increase their range of values, derivative terms were added [3]-[5]. The second one is that frequency and voltage are respectively related to active and reactive power when the output impedance of the generator is mainly inductive, however in an inverter the output impedance can be fixed by means of virtual impedance [6], [7]. The third one is that in case of resistive lines/virtual impedances, active power is controlled by the inverter voltage amplitude, while the reactive power flow is dominated by the angle [8], [9].

Based on these three improvements, a control architecture based on a virtual resistance, P-V and Q-f droops can be used to deal with the autonomous control of parallel connected inverters [8], [10]. The stability of autonomous micro-grids is a critical issue considering the low-inertia nature of such inverter dominated systems. Small-signal-based stability analysis has been reported in [4], [11]-[15] to study the stability of the autonomous droop-controlled microgrid system. However, power droop control has the inherent drawback that it needs to calculate instantaneous active and reactive powers and then average through low pass filters, whose bandwidth may impact the transient response of the system [6], [13], [16]. To cope with these problems, a simpler and faster controller is proposed in this paper, which consists of a phase-locked loop (PLL) and a virtual resistance loop that will provide for both instantaneous current sharing and fast dynamic response of the paralleled inverter system. A small signal model is developed in order to analyze the system stability and its modes. Simulation and experimental results are presented to evaluate the feasibility of the novel approach.

II. CONTROL STRUCTURE AND PRINCIPLE

Fig. 1 shows the power stage of an inverter which consists of a three-leg three-phase inverter connected to a DC link, loaded by an LC filter, and connected to the AC bus. The controller includes a synchronous reference frame-based phase locked loop (SFR-PLL) which substitutes the two loops droop control, a virtual resistance loop (Rvir), a DC link voltage feed-forward loop, and the conventional PR inner current and voltage loops (Gc and Gv) that generates a PWM signal to drive the IGBTs the inverter. Capacitor currents and voltages are transformed to the stationary reference frame (iαβ and vαβ).

The voltage reference \( v^\ast \) is generated by using the amplitude reference \( \left( \sqrt{v^2} \right) \) and the phase generated by a SRF-PLL. The PLL has the objective to synchronize all the inverters near to the same frequency (ω∗). Even though the PLL is trying to synchronize the inverter with the common AC bus, in case of supplying reactive loads, the current flowing through the virtual resistance will create unavoidable voltage drop that will cause an increase of frequency in the PLL. This way the mechanism inherently endows a droop characteristic in each inverter.

Thus, the relationship between \( i_{αβ} \) and \( i_{αβ} \) can be generalized and expressed for a number \( N \) of converters as[17]
The output $\alpha$ and $\beta$ axis output currents of paralleled inverters are inversely proportional to their virtual resistances. It can be easily observed that current sharing performance is just influenced by the output impedance ratio instead of the output impedance value of the two inverter modules.

III. SMALL SIGNAL MODEL

In order to analysis the stability and parameters sensitivity, the small-signal model of the inverters with the proposed controller has been developed in this paper. Each inverter is modeled on its individual reference frame whose rotation frequency is set by its PLL. The inverter model includes the reference voltage generation dynamics, voltage and current controller dynamics, LC filter dynamics, line impedance dynamics and PLL dynamics. In order to get the equilibrium point, the small-signal model should be developed in the synchronous rotating reference frame. Note that the proportional + resonant (PR) controllers which are used in voltage control loop in stationary reference frame should also be transferred to the synchronous reference frame to keep its frequency characteristic. In the following sub-sections the internal modeling is discussed in more detail.

A. Voltage reference generation and virtual impedance

As mentioned above, in the proposed controller, the voltage reference $v^*_o$ is generated by using the amplitude reference ($v^{*}_o$) and the phase generated by a SRF-PLL. And then, the voltage reference $v^*_o$ is modified by the virtual impedance loop which feedback the product of the virtual resistance with their corresponding output current components. In droop-controlled parallel inverters, virtual impedance loop has also been added to the voltage reference in order to fix the output impedance of the voltage source inverter (VSI) and to compensate the differences of line impedances for parallel inverters. Beside these, the most important functionality of the virtual resistors here is to determine the load sharing ratio of the paralleled inverters. The modified voltage references which are generated in stationary reference frame which can be easily transferred to the synchronous reference frame can be expressed in dq-coordinates as follows:

$$v^*_{od} = v^*_{ov} - R^*_{ov} i^*_{od}$$
$$v^*_{oq} = v^*_{ov} - R^*_{ov} i^*_{oq}$$

The algebraic equations of voltage reference generation can be expressed as:

$$\begin{bmatrix} \Delta v_{od} \\ \Delta v_{oq} \end{bmatrix} = C_{gvo} \begin{bmatrix} \Delta v_{ov} \\ \Delta i_{ov} \end{bmatrix} - D_{gvo} \begin{bmatrix} R^*_{ov} \\ 0 \end{bmatrix}$$

Where

$$C_{gvo} = \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix}, \quad D_{gvo} = \begin{bmatrix} R^*_{ov} & 0 \\ 0 & R^*_{ov} \end{bmatrix}$$

B. Voltage loop controller

The inner voltage loop controller is based on a PR structure in stationary reference frame, where generalized integrators are used to achieve zero steady-state error. Based on the $abc$ / $\alpha\beta$ - coordinate transformation principle, a three-phase system can be modeled in two independent single-phase systems. In order to integrate the entire system, the PR controller needs to be transferred to the synchronous reference frame to maintain its
frequency characteristic which will make sure the inverter operating at the zero crossing point in the bode diagrams of the PR controller.

Fig. 2 shows the voltage controller block diagram in synchronous reference frame including all feed-back and feed-forward terms.

It can be seen that there are four states \( A_d \) and \( B_d \) in Fig. 2. The corresponding state equations can be expressed as:

\[
\frac{dA_d}{dt} = (v^*_q - v_q) + \omega^2_d B_d + \omega \omega_d A_d
\]

\[
\frac{dB_d}{dt} = (v^*_q - v_q) - \omega^2_d B_d - \omega \omega_d A_d
\]

The linearized small-signal state-space models of the voltage loop controller are presented in (9) to (12).

\[
\begin{bmatrix} \Delta A_{dq} \\ \Delta B_{dq} \end{bmatrix} = A_{col} \begin{bmatrix} \Delta A_{dq} \\ \Delta B_{dq} \end{bmatrix} + B_{col1} \begin{bmatrix} \Delta v_{adj}^* \\ \Delta v_{adj} \end{bmatrix} + B_{col2} \begin{bmatrix} \Delta i_{adj}^* \\ \Delta i_{adj} \end{bmatrix}
\]

\[
A_{col} = \begin{bmatrix} 0 & -\omega_0 & 0 & 0 \\ -\omega_0 & 0 & 0 & -\omega_0^* \\ 1 & 0 & 0 & 0 \\ 0 & 1 & -\omega_0 & 0 \end{bmatrix}, \quad B_{col1} = \begin{bmatrix} 1 & 0 \\ 0 & 1 \\ 0 & 0 \\ 0 & 0 \end{bmatrix}
\]

\[
B_{col2} = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ -1 & 0 & 0 & 0 \\ 0 & -1 & 0 & 0 \end{bmatrix}
\]

\[
\begin{bmatrix} \Delta i_{adj}^* \\ \Delta i_{adj} \end{bmatrix} = C_{col} \begin{bmatrix} \Delta A_{dq} \\ \Delta B_{dq} \end{bmatrix} + D_{col1} \begin{bmatrix} \Delta v_{adj}^* \\ \Delta v_{adj} \end{bmatrix} + D_{col2} \begin{bmatrix} \Delta i_{adj}^* \\ \Delta i_{adj} \end{bmatrix}
\]

The algebraic equations of current loop controller can be expressed as:

\[
v_{PWMd}^* = K_p (i_{d}^* - i_d) \\
v_{PWMq}^* = K_p (i_{q}^* - i_q)
\]

The linearized small-signal state-space models of the voltage loop controller are presented in (14) to (16).

\[
\begin{bmatrix} \Delta v_{PWMd}^* \\ \Delta v_{PWMq}^* \end{bmatrix} = D_{dcol1} \begin{bmatrix} \Delta i_{adj}^* \\ \Delta i_{adj} \end{bmatrix} + D_{dcol2} \begin{bmatrix} \Delta i_{adj}^* \\ \Delta i_{adj} \end{bmatrix}
\]

Where

\[
C_{col} = \begin{bmatrix} 0 & 0 & K_p & 0 \\ 0 & 0 & 0 & K_p \end{bmatrix}, \quad D_{col1} = \begin{bmatrix} K_p & 0 \\ 0 & K_p \end{bmatrix},
\]

\[
D_{col2} = \begin{bmatrix} 0 & -K_p & 0 \\ 0 & 0 & -K_p \end{bmatrix}
\]

C. Current loop controller

The inner current loop controller is based on a proportional structure in stationary reference frame as shown in Fig. 3.

The algebraic equations of current loop controller can be expressed as:

\[
v_{PWMd}^* = K_p (i_{d}^* - i_d) \\
v_{PWMq}^* = K_p (i_{q}^* - i_q)
\]

The linearized small-signal state-space models of the voltage loop controller are presented in (14) to (16).

\[
\begin{bmatrix} \Delta v_{PWMd}^* \\ \Delta v_{PWMq}^* \end{bmatrix} = D_{dcol1} \begin{bmatrix} \Delta i_{adj}^* \\ \Delta i_{adj} \end{bmatrix} + D_{dcol2} \begin{bmatrix} \Delta i_{adj}^* \\ \Delta i_{adj} \end{bmatrix}
\]

Where

\[
D_{dcol1} = \begin{bmatrix} K_p & 0 \\ 0 & K_p \end{bmatrix}, \quad D_{dcol2} = \begin{bmatrix} -K_p & 0 \\ 0 & -K_p \end{bmatrix}
\]

Based on (11) and (14), the output of current loop controller \( \Delta v_{PWMd}^* \) can be derived as follows:

\[
\begin{bmatrix} \Delta v_{PWMd}^* \\ \Delta v_{PWMq}^* \end{bmatrix} = D_{dcol1} C_{col} \begin{bmatrix} \Delta A_{dq} \\ \Delta B_{dq} \end{bmatrix} + D_{dcol1} D_{col1} \begin{bmatrix} \Delta i_{adj}^* \\ \Delta i_{adj} \end{bmatrix} + (D_{dcol1} D_{col2} + D_{dcol2}) \begin{bmatrix} \Delta i_{adj}^* \\ \Delta i_{adj} \end{bmatrix}
\]
D. Three-phase half-bridge circuit and output LC filter

The structure of three-phase half-bridge circuit and output LC filter is shown in Fig. 4. Here, the three-phase half-bridge circuit is equivalent to a voltage gain $K_{rcf}$. The corresponding state equations can be expressed as:

$$\frac{di_d}{dt} = -\frac{1}{L}i_d + a_1i_d + \frac{K_{PWM}}{L}v_{PWM} - \frac{1}{L}v_{sd}$$

$$\frac{di_q}{dt} = -\frac{1}{L}i_q - a_2i_d + \frac{K_{PWM}}{L}v_{PWM} - \frac{1}{L}v_{sq}$$

$$\frac{dv_{sd}}{dt} = a_1v_{sd} + \frac{1}{C}i_d - \frac{1}{C}i_d$$

$$\frac{dv_{sq}}{dt} = -a_2v_{sd} + \frac{1}{C}i_q - \frac{1}{C}i_q$$

(17)

The output variables of the LC filter are the state variables $v_{olq}$. The following equations represent the linearized small-signal state-space models of the three-phase half-bridge circuit and output LC filter at the equilibrium point.

$$\dot{\Delta i}_{dq} = A_{LC} \begin{bmatrix} \Delta i_{ld} \\ \Delta V_{olq} \end{bmatrix} + B_{LC1} \begin{bmatrix} \Delta v_{PWM} \\ \Delta V_{olq} \end{bmatrix} + B_{LC2} \begin{bmatrix} \Delta i_{ld} \end{bmatrix}$$

(18)

$$A_{LC} = \begin{bmatrix} -\frac{r}{L} & a_0 & -1/L & 0 \\ -a_0 & -\frac{r}{L} & 0 & -1/L \\ \frac{1}{C} & 0 & 0 & a_0 \\ 0 & \frac{1}{C} & -a_0 & 0 \end{bmatrix}$$

$$B_{LC1} = \begin{bmatrix} \frac{K_{PWM}}{L} \\ 0 \\ 0 \\ \frac{K_{PWM}}{L} \end{bmatrix}, \quad B_{LC2} = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & -1/C & 0 \\ 0 & 0 & 0 & -1/C \end{bmatrix}$$

In (18), the output of current loop controller $\Delta v_{PWM}$ can be substituted by (16), then the (18) can be expressed as:

$$\dot{\Delta i}_{dq} = A_{LC} \begin{bmatrix} \Delta i_{ld} \\ \Delta V_{olq} \end{bmatrix} + B_{LC1}D_{x1}D_{x2}C_{x1} \begin{bmatrix} \Delta A_d \\ \Delta B_d \end{bmatrix} + B_{LC1}D_{x1}D_{x2} \begin{bmatrix} \Delta i_{ld} \\ \Delta V_{olq} \end{bmatrix} + B_{LC2} \begin{bmatrix} \Delta i_{ld} \end{bmatrix}$$

(20)

E. Line impedance

The line impedance is quiet small as there are only cables between each inverter and common bus. The virtual impedances which are equivalent to series connection with the line impedance in this control strategy dominate the $R/X$ ratio. Only the real line impedance is considered here, since the virtual impedances are already modeled in part A.

The corresponding state equations can be expressed as:

$$\frac{di_d}{dt} = -\frac{r}{L}i_d + a_1i_d + \frac{1}{L}v_{sd} - \frac{1}{L}v_{i_{in}}$$

$$\frac{di_q}{dt} = -\frac{r}{L}i_q - a_2i_d + \frac{1}{L}v_{sq} - \frac{1}{L}v_{i_{in}}$$

(21)

The output variables of the line impedance are the state variables $i_{ldq}$. The linearized small-signal state-space models are as follows.

$$\dot{\Delta i}_{ldq} = A_i \begin{bmatrix} \Delta i_{ldq} \end{bmatrix} + B_{i1} \begin{bmatrix} \Delta v_{ldq} \end{bmatrix} + B_{i2} \begin{bmatrix} \Delta V_{ldq} \end{bmatrix}$$

(22)

$$A_i = \begin{bmatrix} -\frac{r}{L} & a_0 \\ -a_0 & -\frac{r}{L} \end{bmatrix}, \quad B_{i1} = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & \frac{1}{L} & 0 \\ 0 & 0 & 0 & \frac{1}{L} \\ 0 & 0 & 0 & -\frac{1}{L} \end{bmatrix}, \quad B_{i2} = \begin{bmatrix} -\frac{1}{L} & 0 \\ 0 & 0 \end{bmatrix}$$

(23)

F. Phase locked loop (PLL)

The SRF-PLL is an important control loop in this proposed controller. Even though the PLL is trying to synchronize the inverter with the common AC bus, in case of supplying reactive loads, the current flowing through the virtual
resistance will create unavoidable voltage drop that will cause an increase of frequency in the PLL. This way the mechanism inherently endows an \( I_{\text{po}} - \omega \) droop characteristic to each inverter. A detailed block diagram of the SRF-PLL is shown in Fig. 5.

The corresponding state equations can be expressed as:

\[
\begin{align*}
\frac{dC}{dt} &= -K_{\text{PLL}} v_{\text{eq}}^i \\
\frac{d\theta}{dt} &= \omega = C - K_{\text{PLL}} y_{\text{eq}}
\end{align*}
\]  

(24)

The variable \( C \) does not have a particular physical meaning but it is a state to facilitate the development of the state-space model. The linearized small-signal model of PLL are given by

\[
\begin{bmatrix}
\Delta C \\
\Delta \theta
\end{bmatrix} = A_{\text{PLL}} \begin{bmatrix}
\Delta C \\
\Delta \theta
\end{bmatrix} + B_{\text{PLL}} \begin{bmatrix}
\Delta v_{\text{eq}} \\
\Delta i_{\text{eq}}
\end{bmatrix}
\]  

(25)

Where

\[
A_{\text{PLL}} = \begin{bmatrix}
0 & 0 \\
1 & 0
\end{bmatrix}, \quad B_{\text{PLL}} = \begin{bmatrix}
- K_v \\
0
\end{bmatrix}
\]  

(26)

**G. Combined inverter model**

A complete state-space small-signal model of the inverter can be obtained by combining the state-space models of the voltage reference generator, voltage controller, current controller, output LC filter, line impedance and PLL, given by (4), (9), (18), (22) and (25). There are totally 10 states in each individual inverter model.

\[
\begin{bmatrix}
\Delta x \\
\Delta v_{\text{eq}} \\
\Delta i_{\text{eq}} \\
\Delta v_{\text{bus_{eq}}}
\end{bmatrix} = A \begin{bmatrix}
\Delta x \\
\Delta v_{\text{eq}} \\
\Delta i_{\text{eq}} \\
\Delta v_{\text{bus_{eq}}}
\end{bmatrix} + B_1 \begin{bmatrix}
\Delta v_{\text{eq}} \\
\Delta i_{\text{eq}} \\
\Delta v_{\text{bus_{eq}}}
\end{bmatrix} + B_2 \begin{bmatrix}
\Delta v_{\text{bus_{eq}}}
\end{bmatrix}
\]  

(27)

Where

\[
\begin{bmatrix}
\Delta x \\
\Delta v_{\text{eq}} \\
\Delta i_{\text{eq}} \\
\Delta v_{\text{bus_{eq}}}
\end{bmatrix} = \left[ \begin{array}{c}
\Delta A_{\text{eq}} \\
\Delta B_{\text{eq}} \\
\Delta I_{\text{eq}} \\
\Delta V_{\text{bus_{eq}}}
\end{array} \right] + \begin{bmatrix}
\Delta C \\
\Delta \theta
\end{bmatrix}
\]  

(28)

The (29) are shown at the bottom of the page.

**IV. STABILITY ANALYSIS BASED ON ROOT LOCUS**

In this section, stability and sensitivity analysis are conducted to understand the parametric influences on the stability and dynamic performance of the DG system equipped with the proposed controller. The study is based on the eigenvalue analysis of the developed system state space models. Three factors are investigated in this paper: the virtual resistor, the proportional parameter of voltage loop controller, and the proportional parameter of current loop controller. The system parameters for the base case are presented in Table I.

Figs. 6 shows the trajectories of the modes in function of the virtual resistance values \( R_{\text{po}} \). Notice that this system has six roots: four conjugated poles and two real pole. The arrows indicate the evolution of the corresponding pole when the coefficient increases.

It can be seen that when the parameters increasing, the complex poles become dominant, resulting in a near second order behavior. But it also can be seen that the low sensibility of virtual impedance value over the system dynamics, through the smaller movement of eigenvalues during the large increments of \( R_{\text{po}} \).

Since in both cases the poles remain in the left half-plane in the reasonable virtual impedance value range, the system is stable in the range of concern. As above mentioned, by adjusting the virtual resistances, the current-sharing ratio can be fixed, while they have negligible impact on system stability.

Fig. 7 shows that when the parameter \( K_{pv} \) of the voltage loop PR controller increases, the dominant modes which are in cluster C move apart from real axis. The modes in clusters A and B move toward real axis which will deteriorate the system stability if the parameter \( K_{pv} \) continuously increasing.

Fig. 8 shows that when the parameter \( K_{pi} \) of the current loop P controller increases, the dominant modes which are in cluster C move apart from real axis. The modes in clusters A and B move toward real axis and show low sensibility of parameter \( K_{pi} \) over the system dynamics, through the smaller movement of eigenvalues during the increments of \( K_{pi} \).

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Values</th>
<th>Parameters</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>( U_{dc} )</td>
<td>650V</td>
<td>( V_{\text{eq}} )</td>
<td>320V</td>
</tr>
<tr>
<td>( L )</td>
<td>1.8mH</td>
<td>( C )</td>
<td>9uF</td>
</tr>
<tr>
<td>( R_{po} )</td>
<td>2 ( \Omega )</td>
<td>( \omega_k )</td>
<td>314rad/s</td>
</tr>
<tr>
<td>( K_{pv} )</td>
<td>0.053</td>
<td>( K_v )</td>
<td>3.24</td>
</tr>
<tr>
<td>( K_{pi} )</td>
<td>0.603</td>
<td>( K_{PLL} )</td>
<td>20000</td>
</tr>
<tr>
<td>( K_{PLL} )</td>
<td>314.14</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

TABLE I. SYSTEM PARAMETERS

\[
\begin{bmatrix}
A_{\text{vol}} \\
B_{\text{vol}} \\
C_{\text{vol}} \\
0 \\
0 \\
0 \\
0 \\
0 \\
0 \\
0
\end{bmatrix} = \begin{bmatrix}
B_{\text{vol}} & D_{\text{vol}} & C_{\text{vol}} \\
0 & 0 & 0 \\
A_{\text{CL}} & B_{\text{CL}} & D_{\text{CL}} \\
0 & 0 & 0 \\
0 & 0 & 0 \\
0 & 0 & 0 \\
0 & 0 & 0 \\
0 & 0 & 0
\end{bmatrix} \begin{bmatrix}
B_{\text{vol}} & C_{\text{vol}} \\
0 & 0 \\
B_{\text{CL}} & D_{\text{CL}} & C_{\text{CL}} \\
0 & 0 & 0 \\
0 & 0 & 0 \\
0 & 0 & 0
\end{bmatrix} \begin{bmatrix}
A_{\text{CL}} \\
B_{\text{CL}} \\
A_{\text{PLL}} \\
B_{\text{PLL}}
\end{bmatrix}
\]  

(29)
V. EXPERIMENTAL RESULTS

In order to verify the effectiveness of the proposed controller and its stability, a scale-down laboratory prototype is built according to Fig. 1. The experimental setup consists of two Danfoss 2.2 kW inverters, a dSPACE1006 control board, LC filters, LEM sensors and two resistive loads, as shown in Fig. 9. The electrical setup and control system parameters are listed in Table I.

Fig. 10 shows the experimental results of the paralleled inverter system when sharing a resistive load by using the proposed control scheme. In this case, the virtual resistance \( R_{vir} \) ratio is suddenly changed from 2:1 to 1:1 and then back to 2:1. It can be seen that after about 140ms, the direct currents can be precisely controlled according to the ratio of their virtual resistances. Notice the smooth and fast transient response of the currents. Here, the active power and reactive power which do not participate in the control loop are only for observing.

Fig. 11 shows the transient response of the paralleled inverter system employing the novel controller during suddenly
770W load step changes (from 5.6A to 8A and back to 5.6A). It can be observed the fast transient response of the system during load step changes, while maintaining precisely current sharing performances.

Fig. 11 shows the transient response of paralleled inverters sharing resistive load when load stepping up/down. (a) output currents of inverter#1, (b) output currents of inverter#1, (c) output direct and quadrature currents of inverter#1, #2, (d) active and reactive power of inverter#1, #2.

Fig. 12 shows the transient response of the paralleled inverter system employing the novel controller during suddenly connecting and disconnecting one of the VSI. It can be seen that the slowest transient time is around 0.6s.
A simpler and faster controller which consists of a phase-locked loop and a virtual resistance loop for controlling output load current among parallel three-phase inverters is employed. The small signal model is developed based on the novel controller of inverter-based microgrids. The model was analyzed in terms of the system eigenvalues and their sensitivity in different scenarios. Experimental results verify the effectiveness of the proposed controller.

VI. CONCLUSION

A simpler and faster controller which consists of a phase-locked loop and a virtual resistance loop for controlling output load current among parallel three-phase inverters is employed. The small signal model is developed based on the novel controller of inverter-based microgrids. The model was analyzed in terms of the system eigenvalues and their sensitivity in different scenarios. Experimental results verify the effectiveness of the proposed controller.

REFERENCES