Small-Signal Modeling, Stability Analysis and Design Optimization of Single-Phase Delay-Based PLLs

Saeed Golestan, Senior Member, IEEE, Josep M. Guerrero, Fellow, IEEE, Ana Vidal, Student Member, IEEE, Alejandro G. Yepes, Member, IEEE, Jesus Doval-Gandoy, Member, IEEE, and Francisco D. Freijedo, Member, IEEE

Abstract—Generally speaking, designing single-phase phase-locked loops (PLLs) is more complicated than three-phase ones, as their implementation often involves the generation of a fictitious orthogonal signal for the frame transformation. In recent years, many approaches to generate the orthogonal signal have been proposed, the simplest perhaps being the transfer delay based method. In the transfer delay based PLL (TD-PLL), the orthogonal signal is generated by delaying the original single-phase signal by \( T/4 \) (one-quarter of a period). The phase shift caused by the transfer delay block, however, will not be exactly \( 90^\circ \) under off-nominal grid frequencies, which results in errors in the estimated quantities by the TD-PLL. To alleviate this issue, an improved version of TD-PLL, called the non-frequency dependent TD-PLL (NTD-PLL), has recently been proposed. The NTD-PLL uses another \( T/4 \) delay unit in its feedback path to make the PLL immune to grid frequency variations. To the best of the authors’ knowledge, the accurate small-signal modeling of the TD-PLL and NTD-PLL has not yet been carried out, and no detailed analysis of their performance has been presented. The main aim of this paper is to address these issues and explore new methods to enhance their performance. The stability analysis, control design guidelines and performance comparison with the state-of-the-art PLLs are presented as well.

Index Terms—Orthogonal signal generator, phase-locked loop (PLL), synchronization.

I. INTRODUCTION

A phase-locked loop (PLL) is a negative-feedback system that tries to generate a sinusoidal signal with the same phase and frequency as its input signal [1]. PLLs are now widely used for synchronization and control purposes in the areas of electrical machines, power distribution systems and power electronics thanks to the great advantages that they offer, such as their ease of digital implementation, effectiveness and robustness [2]-[4]. The phase detector (PD), the loop filter and

the voltage controlled oscillator are three basic parts of almost all PLLs [1].

In recent years, many single-phase PLLs have been designed by different researchers. The main difference among these PLLs typically lies in the implementation of their PDs. A mixer, also called the product type PD, is probably the simplest option [1]. This PD generates the phase error information by multiplying the PLL input signal by the PLL output. This multiplication, nevertheless, causes a double frequency component at the mixer output, which results in double frequency ripples on the quantities estimated by the PLL [5]. To deal with this problem of product type PDs, including double frequency decoupling networks into the PLL structure is suggested in [6]-[8].

The orthogonal signal generation (OSG) based PDs are presumably the most popular PDs in single-phase PLLs. The main difference among these PDs typically lies in the technique they use to create the orthogonal signal. The transfer delay [9], [10], all-pass filter [11], Hilbert transform [12], Kalman filter [13], second order generalized integrator [14], [15] and inverse Park technique [5], [15] are the most common methods to create the orthogonal signal.

Using the transfer delay is probably the simplest method to generate the orthogonal signal. Fig. 1 shows the schematic diagram of the single-phase transfer delay based PLL (TD-PLL). As illustrated in this figure, the orthogonal signal is generated by delaying the original single-phase signal by \( T/4 \), where \( T \) is the grid fundamental period. This approach, however, suffers from high sensitivity to the grid frequency variations, because the phase shift caused by the transfer delay will not be exactly \( 90^\circ \) in the presence of frequency drifts. To deal with this problem, the frequency estimated by the PLL can be fed...
back to the delay block to make it frequency adaptive. This frequency feedback loop, nevertheless, makes the PLL highly nonlinear. In this condition, it is rather difficult to analyse the PLL and ensure its stability under all circumstances [16]. Recently, another approach has been proposed in [17] and [18] to tackle this problem. In this method, as shown in Fig. 2, the TD-PLL uses another delay block in the feedback loop to generate $\cos(\theta_{o})$ from $\sin(\theta_{o})$, where $\theta_{o}$ is the phase estimated by the PLL. This PLL structure is called the non-frequency dependent TD-PLL (NTD-PLL).

In this paper, for the first time, the accurate small-signal modeling of the TD-PLL and NTD-PLL is presented. A detailed analysis of the performance of these PLLs is then carried out and some approaches to enhance their performance are presented. The stability analysis, control design guidelines, and performance comparison with the state-of-the-art PLLs are other contributions of this paper.

II. TD-PLL

A. Small-Signal Modeling

For the sake of simplicity in the modeling procedure, let the TD-PLL input voltage, $v_{i}$, be clean and undistorted as

$$v_{i}(t) = v_{\alpha}(t) = V_{i} \cos (\theta_{i})$$

(1)

where $V_{i}$ is the input voltage amplitude and

$$\theta_{i} = \int \omega_{i} dt + \int \Delta \omega_{i} dt$$

(2)

is the grid voltage phase, while $\omega_{i} = \omega_{n,f} + \Delta \omega_{i}$, $\omega_{n,f} = 2\pi / T$ and $\Delta \omega_{i}$ denote the grid frequency, the nominal value of grid frequency and the deviation of grid frequency from its nominal value, respectively. Assuming a constant value for the grid frequency, the $\beta$-axis voltage (i.e., the delay block output signal) can be expressed as

$$v_{\beta}(t) = v_{i} \left( t - \frac{T}{4} \right) = V_{i} \cos \left( \theta_{i} - \frac{\Delta \omega_{i} T}{4} \right)$$

$$= V_{i} \cos \left( \theta_{i} - \frac{\pi}{2} - \frac{\Delta \omega_{i} T}{4} \right)$$

$$= V_{i} \sin \left( \theta_{i} - \frac{\Delta \omega_{i} T}{4} \right).$$

(3)

Using Fig. 1, (1) and (3), the proportional-integral (PI)

controller input signal, $v_{q}$, can be obtained as

$$v_{q}(t) = -v_{\alpha}(t) \sin (\theta_{o}) + v_{\beta}(t) \cos (\theta_{o})$$

$$= \frac{V_{i}}{2} \sin (\theta_{i} - \theta_{o}) + \frac{V_{i}}{2} \sin \left( \theta_{i} - \frac{\Delta \omega_{i} T}{4} - \theta_{o} \right)$$

$$- V_{i} \left[ \frac{1}{2} \sin (\theta_{i} + \theta_{o}) - \frac{1}{2} \sin \left( \theta_{i} - \frac{\Delta \omega_{i} T}{4} + \theta_{o} \right) \right]$$

(4)

$$D_{2}(t)$$

where $\theta_{o} = \omega_{n,f} t + \Delta \theta_{o}$, as mentioned before, is the phase estimated by the PLL and $D_{2}(t)$ denotes a double frequency term. Notice that $D_{2}(t)$ is equal to zero when the grid frequency is at its nominal value, i.e., when $\Delta \omega_{i} = 0$.

Under a quasi-locked state, (4) can be approximated by

$$v_{q}(t) \approx \frac{V_{i}}{2} (\theta_{i} - \theta_{o}) + \frac{V_{i}}{2} \left( \theta_{i} - \frac{\Delta \omega_{i} T}{4} - \theta_{o} \right) - V_{i} D_{2}(t)$$

$$= \frac{V_{i}}{2} (\Delta \theta_{i} - \Delta \theta_{o}) + \frac{V_{i}}{2} \left( \Delta \theta_{i} - \frac{\Delta \omega_{i} T}{4} - \Delta \theta_{o} \right) - V_{i} D_{2}(t).$$

(5)

Taking the Laplace transform from both sides of (5) gives

$$v_{q}(s) \approx V_{i} \left[ \frac{1 + e^{-s T/4}}{2} \Delta \Theta_{i} - \Delta \Theta_{o} - D_{2}(s) \right]$$

(6)

where $\Delta \Theta_{i}$ and $\Delta \Theta_{o}$ denote the Laplace transform of $\Delta \theta_{i}$ and $\Delta \theta_{o}$, respectively.

Using (6) and Fig. 1, the small-signal model of the TD-PLL can be obtained as shown in Fig. 3. As it can be seen, the dynamics of the delay based OSG in the TD-PLL is modeled by what is known as the $dq$-frame delayed signal cancellation ($dqDSC$) operator [19]-[21]. This operator is a finite impulse response (FIR) filter that is defined in general form as

$$dqDSC_{n}(s) = \frac{1 + e^{-\frac{ns}{2}}}{2}$$

(7)
where \( n \) is the operator delay factor.

To evaluate the model accuracy, any arbitrary values can be assigned to the proportional and integral gains \( k_p \) and \( k_i \). Here, \( k_p = 180 \) and \( k_i = 2500 \) are selected. For the sake of simplicity, the double frequency disturbance input to the model is neglected. A phase-angle jump of \(+40^\circ\) and subsequently an exaggeratedly large frequency jump (\(+10\) Hz) are programmed for the model accuracy assessment, whose results are shown in Fig. 4. It can be observed that the derived model accurately predicts the TD-PLL behavior.

The major drawbacks of the TD-PLL, i.e., its non-zero average phase error and its double frequency oscillatory error in the presence of frequency drifts, are also evident from Fig. 4. To remove these errors, as mentioned before, the frequency estimated by the TD-PLL can be fed back to the delay block to make it frequency adaptive. Such frequency feedback loop, however, makes the TD-PLL highly nonlinear. In this condition, it is rather difficult to evaluate and ensure the TD-PLL stability under all circumstances. Achieving a zero phase-error for the TD-PLL without using a frequency-feedback loop is discussed in the next sections.

### B. Performance Enhancement Under Frequency-Varying Conditions

Let the single-phase input signal of the TD-PLL be as expressed in (1). Considering that a single-phase system is an unbalanced two-phase system, alternative mathematically equivalent representations of the TD-PLL can be obtained as shown in Fig. 5, in which \( v_1^+ \) and \( v_2^+ \) denote the positive-sequence components of the unbalanced two-phase system and \( v_1^- \) and \( v_2^- \) indicate its negative-sequence components. The system inside the dashed box is a well-known FIR filter called the \( \alpha\beta \)-frame DSC (\( \alpha\beta \)DSC) operator [22]. The \( s \)-domain transfer function of this operator in general form is as follows:

\[
\alpha\beta\text{DSC}_n(s) = \frac{1 + e^{\frac{\pi n s}{2}} e^{-\frac{\pi s}{2}}}{2}
\]  

where \( n \), as defined before, is the delay factor. In our case, the delay factor \( n \) is equal to 4.

The dark line in Fig. 6 shows the frequency response of the \( \alpha\beta\text{DSC}_4 \) operator. It can be observed that the \( \alpha\beta\text{DSC}_4 \) operator has unity gain and zero phase shift at \(+50\) Hz, and zero gain at \(-50\) Hz. This means that the \( \alpha\beta\text{DSC}_4 \) operator [the dashed box in Fig. 5(b)] passes the fundamental-frequency positive-sequence (FFPS) component and blocks the fundamental-frequency negative-sequence (FFNS) one when the grid frequency is at its nominal value, i.e., 50 Hz. In the presence of frequency drifts, nevertheless, this operator is unable to completely block the FFNS component. It also causes a phase shift in the FFPS component. That is the reason why the TD-PLL suffers from a double frequency oscillatory error and a non-zero average phase error under off-nominal
mathematical manipulations yields
\[ \omega \]
Substituting calculated as at the fundamental frequency of positive sequence can be grid frequencies.

Using (8), the phase shift caused by the \( \alpha \beta \text{DSC}_4 \) operator at the fundamental frequency of positive sequence can be calculated as
\[
\angle \alpha \beta \text{DSC}_4(j\omega) = -\left( \frac{\omega_1 T}{8} - \frac{\pi}{4} \right).
\] (9)
Substituting \( \omega_1 = \omega_{nf} + \Delta \omega_1 \) into (9) and performing some mathematical manipulations yields
\[
\angle \alpha \beta \text{DSC}_4(j\omega_1) = -\left( \frac{T}{8} \right) \Delta \omega_1.
\] (10)
As (10) shows, the phase shift caused by the \( \alpha \beta \text{DSC}_4 \) operator depends on \( \Delta \omega_1 \). Therefore, correcting this phase shift requires an estimation of \( \Delta \omega_1 \). Fortunately, the integral action of the PI controller provides an estimation of \( \Delta \omega_1 \). Therefore, the TD-PLL non-zero average phase error can be easily corrected by multiplying the PI controller integral output (i.e., \( \Delta \omega_o \)) by \( k_{\phi 1} = T/8 \) and adding the result to the TD-PLL output, as shown in Fig. 7. It should be mentioned here that correcting the phase shift caused by the PLL prefiltering stage at the PLL output has been first proposed in [23].

Adding this compensator, as it will be confirmed numerically later, enables the TD-PLL to achieve a zero average phase error in the presence of frequency drifts. However, it has no effect on its double frequency oscillatory error. This error, as mentioned before, is due to imperfect cancellation of the FFNS component by the \( \alpha \beta \text{DSC}_4 \) operator under off-nominal grid frequencies. An easy yet effective approach to deal with this problem is the repeated passes of the signal through the identical filter [24] as shown in Fig. 8(a), which is mathematically equivalent to the structure depicted in Fig. 8(b). The effectiveness of this approach can be better visualized by obtaining the frequency response of two cascaded \( \alpha \beta \text{DSC}_4 \) operators, which is shown by a gray line in Fig. 6. As it can be observed, two cascaded \( \alpha \beta \text{DSC}_4 \) operators provide a wider notch around -50 Hz compared to the single \( \alpha \beta \text{DSC}_4 \) operator and, therefore, can more effectively reject the FFNS component in the presence of frequency drifts.

The phase error caused by the cascaded \( \alpha \beta \text{DSC}_4 \) operators under off-nominal frequencies can be compensated for in the same manner as shown in Fig. 7; however, it should be noticed that the phase error compensator gain in this case is twice that of the previous case, i.e., \( k_{\phi 2} = 2k_{\phi 1} = T/4 \). Fig. 9 shows the schematic of TD-PLL with two-stage \( \alpha \beta \text{DSC}_4 \) operator and phase-error compensator.

It should be mentioned that a similar structure to the one in Fig. 9, but without the phase error compensator can be found in [25]. Such structure, consequently, is not able to track the grid phase-angle in the presence of frequency drifts and, therefore, it can only be used in applications where the grid frequency is fixed at (or very close to) its nominal value.

C. Performance Enhancement Under Harmonically-Distorted Condition

As shown in Fig. 6, the two cascaded \( \alpha \beta \text{DSC}_4 \) operators block the odd harmonics of order \( h = 4k - 1 \) (\( k = \pm 1, \pm 2, \pm 3, \ldots \)) and slightly attenuate the even harmonics, but leave other odd harmonics unchanged. This means that they have a limited harmonic filtering capability. Therefore, additional \( \alpha \beta \text{DSC} \) operators with appropriate delay factors should be cascaded with them to improve their filtering capability. Selecting these additional operators should be made based on the grid harmonic pattern and application in hand.

In this paper, the presence of even harmonics is neglected. In such scenario, cascading \( \alpha \beta \text{DSC}_8 \) and \( \alpha \beta \text{DSC}_{16} \) operators with two \( \alpha \beta \text{DSC}_4 \) operators, which results in the magnitude...
frequency response shown in Fig. 10, is good enough. For those applications where the even harmonics are not negligible, using $\alpha\beta$DSC$_3$ operator may also be required. More detailed information about selecting $\alpha\beta$DSC operators for different grid scenarios can be found in [19], [20].

Including these additional operators into the TD-PLL results in the structure illustrated in Fig. 11. For the sake of brevity, this structure is called the enhanced TD-PLL (ETD-PLL). The phase error compensator gain in the ETD-PLL, as calculated in (11), is $k_{\varphi,3} = \frac{2\pi T}{32}$.

$$
\Delta \Theta(t) = \frac{1}{16} \left(1 + e^{-T/(4)}s\right)^2 \left(1 + e^{-T/(8)}s\right) \left(1 + e^{-T/16}s\right) \Delta \omega_i.
$$

(11)

D. Stability Analysis and Parameter Design Guidelines

Fig. 12 shows the ETD-PLL small-signal model, which can be obtained by following the same procedure used for deriving the TD-PLL model. The presence of double frequency disturbance input to the model is neglected as the two-stage $\alpha\beta$DSC$_4$ operator effectively suppresses it.

Using Fig. 12, the ETD-PLL open-loop\(^1\) and closed-loop transfer functions can be obtained as

$$
G_{ol}(s) = \frac{\Delta \Theta_{\alpha,c}}{\Delta \Theta_i - \Delta \Theta_{\alpha,c}} = \frac{V_i [(k_p + k_i k_{\varphi,3}) s + k_i]}{s (s - V_i k_i k_{\varphi,3})}.
$$

(12)

$$
G_{cl}(s) = \frac{\Delta \Theta_{\alpha,c}}{\Delta \Theta_i} = \frac{1}{16} \left(1 + e^{-T/(4)}s\right)^2 \left(1 + e^{-T/(8)}s\right) \left(1 + e^{-T/16}s\right) \frac{V_i [(k_p + k_i k_{\varphi,3}) s + k_i]}{s^2 + V_i k_p s + V_i k_i}.
$$

(13)

As (12) shows, the ETD-PLL has an unstable open-loop pole, which is created by the phase error compensator. This unstable pole makes the gain margin (GM) negative (in dB) and adversely affects the phase margin (PM). Having a negative GM, however, does not mean that the ETD-PLL is unstable. Indeed, as the characteristic polynomial of (13) shows, the ETD-PLL is stable for positive values of $k_p$ and $k_i$. The characteristic polynomial also indicates that the grid voltage amplitude variations affect the ETD-PLL dynamics. To avoid this, signals $v_\alpha$ and $v_\beta$ can be divided by an estimation of $V_i$, which can be calculated as $\hat{V}_i = \sqrt{v_\alpha^2 + v_\beta^2}$.

The proportional and integral gains $k_p$ and $k_i$ can be determined by defining $k_p = 2\zeta \omega_n$ and $k_i = \omega_n^2$, where $\zeta$ is the damping factor and $\omega_n$ is the natural frequency, and selecting appropriate values for $\zeta$ and $\omega_n$. Recommended values for the damping factor are $\zeta = 0.707$ and $\zeta = 1$ [26]. The latter is a more suitable choice for the ETD-PLL. The reason is that a higher value for $\zeta$ compensates more effectively the negative effects of the phase-error compensator. Selecting the natural frequency $\omega_n$, on the other hand, involves a trade-off between the speed of response and the stability: Increasing $\omega_n$ raises the PLL bandwidth and, therefore, makes its dynamic response fast, but degrades its stability margin as shown in Fig. 13. Here, $\omega_n = 2\pi 35 \text{ rad/s}$ is selected, which corresponds to a PM around 60°, a GM about −7 dB, and a 2% settling time equal to around two cycles of the nominal frequency in response to phase-angle jumps and frequency steps. The selected values for $\zeta$ and $\omega_n$ result in $k_p = 440$ and $k_i = 48361$.

III. NTD-PLL

A. Small-Signal Modeling of NTD-PLL

The small-signal model of the NTD-PLL is derived under the same assumptions as those described in Section II-A.

Using Fig. 2, (1) and (3), the input signal of the NTD-PLL...
where \( k \) is selected, which corresponds to \( k = 1 \). It can be seen that the PM of PLL \( \approx 45 \). It is shown in [6] that Fig. 16 is very close to the intended value, i.e., \( 45 \° \). PM is a design constant which determines the PM of the PLL as 
\[
PM = \tan^{-1} \left( \frac{g}{2g} \right).
\]

The recommended range of PM for stability of control systems is \( 30° \leq PM \leq 60° \). It is shown in [6] that PM = 45° is the optimum choice, as this value minimizes the 2% settling time in response to phase-angle jumps. Therefore, PM = 45° is selected, which corresponds to \( g = 1 + \sqrt{2} \).

Once the design constant \( g \) is selected, \( k_p \) and \( k_i \) can be calculated from (19) as \( k_i = 11371 \) and \( k_p = 166.6 \). Fig. 16 shows that PM = 45° is very close to the intended value, i.e., 45°, which confirms the accuracy of the suggested design procedure.

---

**B. Stability Analysis and Parameter Design Guidelines**

Using the NTD-PLL small-signal model, the open-loop transfer function can be obtained as
\[
G_{ol}(s) = \left. \frac{\Delta \Theta_o}{\Delta \Theta_i - \Delta \Theta_o} \right|_{D'_{2}(s) = 0} = \frac{V_i}{2} e^{-\frac{T/4}{s}} \frac{k_p s + k_i}{s^2}.
\]

The delay term in the open-loop transfer function (17) complicates the stability analysis and the parameter tuning procedure. For this purpose, the delay term in (17) is replaced by its first-order Padé approximation, i.e., \( e^{-\frac{T/4}{s}} \approx \frac{1 - (T/8)s}{1 + (T/8)s} \), which results in
\[
G_{ol}(s) \approx \frac{V_i}{\tau_d} \frac{k_p s + k_i}{s^2 + \frac{1}{\tau_d}}.
\]

Using the symmetrical optimum method [6], the integral and proportional gains \( k_i \) and \( k_p \) can be selected as
\[
k_i = 1/\left( V_i g T_d^2 \right), \quad k_p = 1/\left( V_i g T_d \right).
\]

Fig. 15 checks out the small-signal model accuracy in the prediction of the NTD-PLL dynamic behavior. As shown, the model is very accurate.

---

Fig. 13. (a) PM and (b) GM of the ETD-PLL as a function of \( \omega_n \).

Fig. 14. Small-signal model of the NTD-PLL.

Fig. 15. Accuracy assessment of the NTD-PLL small-signal model.
C. A More Straightforward Implementation of NTD-PLL

The small-signal model of the NTD-PLL (Fig. 14) seems to be the same as the small-signal model of a power-based PLL (pPLL)\(^2\) with an in-loop \(dq\)DSC\(_4\) operator. Fig. 17 shows the schematic of this pPLL. Therefore, it is reasonable to say that the NTD-PLL and the pPLL with in-loop \(dq\)DSC\(_4\) operator (briefly called the \(dq\)DSC\(_4\)-pPLL) are mathematically equivalent. To support this fact, a performance comparison between the NTD-PLL and the \(dq\)DSC\(_4\)-pPLL under the same condition as in Fig. 15 is carried out. Fig. 18 shows the obtained results. It can be observed that the NTD-PLL and the \(dq\)DSC\(_4\)-pPLL have identical responses, which proves their equivalence. This equivalence implies that it is more straightforward and even computationally beneficial to use the \(dq\)DSC\(_4\)-pPLL structure when the implementation of the NTD-PLL is intended.

D. Performance Enhancement Under Frequency Varying and Harmonically Distorted Conditions

As Fig. 18 shows, the NTD-PLL and, therefore, its mathematically equivalent structure, i.e., the \(dq\)DSC\(_4\)-pPLL, achieve a zero average phase error in the presence of a frequency drift, but they suffer from a double frequency oscillatory error in this condition. This problem, as recommended in \([10]\), can be alleviated by including an additional \(dq\)DSC\(_4\) operator into the \(dq\)DSC\(_4\)-pPLL control loop. The harmonic filtering capability of this PLL is also rather low, and it can be improved by incorporating a \(dq\)DSC\(_8\) operator and a \(dq\)DSC\(_{16}\) operator into its control loop. Using these additional operators, however, causes a considerable phase delay in the PLL control loop, which significantly slows down its dynamic response. Therefore, this approach is only useful for specific applications where a slow and damped dynamic response for the PLL is needed. An example of such applications is described in \([27]\). Considering the limited application of such PLLs, this issue will not be further discussed here.

IV. Simulation and Experimental Results

In this section, the dynamic behavior and filtering capability of the ETD-PLL (Fig. 11) and NTD-PLL (Fig. 2) is evaluated through simulation and experimental results. Simulations are carried out in Matlab/Simulink environment and experimental results are obtained using a dSPACE MABXII DS1401 platform. Throughout the simulation and experimental studies, the sampling frequency and nominal grid frequency are considered to be 8 kHz and 50 Hz, respectively.

Fig. 19 shows the simulation and experimental results for the ETD-PLL and NTD-PLL in response to a +40° phase-angle jump. It can be observed that both PLLs have comparable dynamic behaviors. The 2% settling time for both PLLs is around two cycles of the nominal frequency.

Fig. 20 illustrates the ETD-PLL and NTD-PLL performance when the grid voltage frequency undergoes a step change of −3 Hz. Contrary to the NTD-PLL, which suffers from double frequency oscillatory errors, the ETD-PLL provides an accurate estimation of phase and frequency in this condition. To have a better view, Fig. 21 illustrates the magnitude of double frequency oscillatory errors in the phase and frequency estimated by the ETD-PLL and NTD-PLL as a function of the grid frequency. According to the EN50160 standard \([28]\), the grid frequency variations are considered to be in the range of 47 to 52 Hz. These results highlight the high ability of ETD-PLL to reject double frequency errors in the presence of large frequency drifts. They also show that the NTD-PLL may not be a suitable choice for applications where the grid frequency deviation from its nominal value is high.

Fig. 22 evaluates the harmonic filtering capability of the ETD-PLL and NTD-PLL in the presence of 4% third har-
The filtering capability of the NTD-PLL, however, is acceptable only when the grid frequency is at (or very close to) its nominal value. To highlight the advantages and disadvantages of the ETD-PLL and NTD-PLL, two advanced single-phase PLLs, i.e., the
second-order generalized integrator based PLL (SOGI-PLL) [14] and pPLL with in-loop moving average filter (briefly called the MAF-pPLL) [29], are also evaluated under the same tests as the ones in Figs. 19, 20 and 22 and their results are compared with those of the ETD-PLL and NTD-PLL. The control parameters of the SOGI-PLL and MAF-pPLL are designed using the symmetrical optimum method, as described in [15] and [29], respectively. Table I summarizes the obtained results, in which the best performance is highlighted in bold font.

V. SUMMARY AND CONCLUSION

For the first time, the accurate small-signal model of the TD-PLL was derived in this paper. It was shown that the dynamics of the transfer delay unit, contrary to what was believed, is not negligible. Indeed, its dynamics appear as a set-point filter in the TD-PLL small-signal model. Regardless of the importance of such model in the analysis and design of the TD-PLL, it may stimulate new ideas in the modeling of other single-phase OSG based PLLs, because neglecting the dynamics of OSG unit during the modeling of these PLLs is a common practice.

It was then shown that the drawbacks of the standard TD-PLL, i.e., its poor harmonic filtering capability and its phase offset and oscillatory errors in the presence of frequency drifts, can be overcome by adding additional delay based filtering stages and a phase error compensator into its structure. These modifications only require $10 \times/\div$, $10+/−$ and storing $57$ samples (100 samples, for a sampling frequency $8$ kHz) in the DSP memory, which means they demand a very low computational effort.

The NTD-PLL small-signal modeling was then presented, which indicated that the NTD-PLL is mathematically equivalent to a pPLL with in-loop $dq\text{DSC}_4$ operator ($dq\text{DSC}_4$-pPLL). Considering this equivalence and more straightforward implementation of the $dq\text{DSC}_4$-pPLL, it is recommended in this paper to use the $dq\text{DSC}_4$-pPLL when the implementation of the NTD-PLL is intended. A systematic method based on the symmetrical optimum method to fine-tune the NTD-PLL control parameters was also proposed.
The paper finally evaluated the performance of the ETD-PLL and NTD-PLL through simulation and experimental results and compared their performance with the state-of-the-art single-phase PLLs. It was shown that the ETD-PLL has a fast dynamic response (a settling time of less than two cycles of the nominal frequency) and a good harmonic filtering capability. These features along with its ease of implementation make the ETD-PLL a suitable choice for the synchronization of single-phase grid-connected equipment. The NTD-PLL, like the ETD-PLL, has a fast dynamic response, but it suffers from a limited harmonic filtering capability and considerable double frequency oscillatory error in the presence of frequency drifts. Therefore, it can be a suitable choice only for applications where the grid frequency is at or very close to its nominal value.

**TABLE I**

<table>
<thead>
<tr>
<th></th>
<th>ETD-PLL</th>
<th>NTD-PLL</th>
<th>SOGI-PLL</th>
<th>MAP-pPLL</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>+40° phase-angle jump</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2% settling time</td>
<td>37.1 ms (1.85 cycles)</td>
<td>35.6 ms (1.78 cycles)</td>
<td>48.7 ms (2.43 cycles)</td>
<td>75.9 ms (3.8 cycles)</td>
</tr>
<tr>
<td>Phase overshoot</td>
<td>20.8° (52%)</td>
<td>15.28° (38.2%)</td>
<td>12.28° (30.7%)</td>
<td>13.43° (33.6%)</td>
</tr>
<tr>
<td>Peak frequency deviation</td>
<td>7.60 Hz</td>
<td>6.34 Hz</td>
<td>6.03 Hz</td>
<td>3.22 Hz</td>
</tr>
<tr>
<td><strong>-3 Hz frequency step change</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>2% settling time</td>
<td>36.4 ms (1.82 cycles)</td>
<td>—</td>
<td>37.6 ms (1.88 cycles)</td>
<td>96.4 ms (4.82 cycles)</td>
</tr>
<tr>
<td>Peak phase deviation</td>
<td>5.88°</td>
<td>6.58°</td>
<td>6.34°</td>
<td>11.64°</td>
</tr>
<tr>
<td>Peak oscillatory phase error</td>
<td>0.017 Hz</td>
<td>0.3 Hz</td>
<td>0 Hz</td>
<td>0.019 Hz</td>
</tr>
<tr>
<td>Peak oscillatory phase error</td>
<td>0.1°</td>
<td>1.56°</td>
<td>0°</td>
<td>0.51°</td>
</tr>
<tr>
<td>Harmonically distorted grid condition</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Peak-to-peak phase error (freq.=50 Hz)</td>
<td>0°</td>
<td>0.72°</td>
<td>0.51°</td>
<td>0°</td>
</tr>
<tr>
<td>Peak-to-peak phase error (freq.=47 Hz)</td>
<td>0.11°</td>
<td>3°</td>
<td>0.54°</td>
<td>1°</td>
</tr>
<tr>
<td>Phase margin (PM)</td>
<td>50.5°</td>
<td>43.7°</td>
<td>44.7°</td>
<td>43.6°</td>
</tr>
<tr>
<td>Gain margin (GM)</td>
<td>–7.32 dB</td>
<td>29.8 dB</td>
<td>Int.</td>
<td>14.1 dB</td>
</tr>
</tbody>
</table>

**REFERENCES**


Saeed Golestan (M’11-SM’15) received the B.Sc. degree in electrical engineering from Shahid Chamran University of Ahvaz, Iran, in 2006, and the M.Sc. degree in electrical engineering from Amirkabir University of Technology, Tehran, Iran, in 2009. From 2009 to 2015, he was a lecturer in the Department of Electrical Engineering, Abadan Branch, Islamic Azad University, Iran. Currently, he is a PhD student at the Department of Energy Technology of Aalborg University, Denmark. His research interests include phase-locked loop and nonlinear filtering techniques for power and energy applications, power quality measurement and improvement, estimation of power system parameters, and microgrid.

Josep M. Guerrero (S’01-M’04-SM’08-F’15) received the B.S. degree in telecommunications engineering; the M.S. degree in electronics engineering, and the Ph.D. degree in power electronics from the Technical University of Catalonia, Barcelona, in 1997, 2000 and 2003, respectively. Since 2011, he has been a Full Professor with the Department of Energy Technology, Aalborg University, Denmark, where he is responsible for the Microgrid Research Program. From 2012 he is a guest Professor at the Chinese Academy of Science and the Nanjing University of Aeronautics and Astronautics; from 2014 he is chair Professor in Shandong University; and from 2015 he is a distinguished guest Professor in Hunan University.

His research interests is oriented to different microgrid aspects, including power electronics, distributed energy-storage systems, hierarchical and cooperative control, energy management systems, and optimization of microgrids and islanded minigrids. Prof. Guerrero is an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS, the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, and the IEEE Industrial Electronics Magazine, and an Editor for the IEEE TRANSACTIONS on SMART GRID and IEEE TRANSACTIONS on ENERGY CONVERSION. He has been Guest Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS Special Issues: Power Electronics for Wind Energy Conversion and Power Electronics for Microgrids; the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS Special Sections: Uninterruptible Power Supplies systems, Renewable Energy Systems, Distributed Generation and Microgrids, and Industrial Applications and Implementation Issues of the Kalman Filter; and the IEEE TRANSACTIONS on SMART GRID Special Issue on Smart DC Distribution Systems. He was the chair of the Renewable Energy Systems Technical Committee of the IEEE Industrial Electronics Society. In 2014 he was awarded by Thomson Reuters as Highly Cited Researcher, and in 2015 he was elevated as IEEE Fellow for his contributions on “distributed power systems and microgrids.”

Ana Vidal (S’10) received the M.Sc. and the Ph.D. degrees from the University of Vigo, Vigo, Spain, in 2010 and 2015, respectively.

Since 2009, she has been with the Applied Power Electronics Technology Research Group. Her research interests include control of grid-connected converters and distributed power generation systems.

Alejandro G. Yepes (S’10-M’12) received the M.Sc. and the Ph.D. degree from University of Vigo, Vigo, Spain in 2009 and 2011, respectively. Since 2008 he is with the Applied Power Electronics Technology Research Group, University of Vigo. His main research interests include control of switching power converters and ac drives.

Jesus Doval-Gandoy (M’99) received the M.Sc. degree from Polytechnic University of Madrid, Madrid, Spain, in 1991 and the Ph.D. degree from the University of Vigo, Vigo, Spain in 1999.

From 1991 till 1994 he worked at industry. He is currently an Associate Professor at the University of Vigo. His research interests are in the areas of ac power conversion.

Francisco D. Freijedo received the M.Sc. degree in Physics from the University of Santiago de Compostela, Santiago de Compostela, Spain, in 2002 and the Ph.D. degree from the University of Vigo, Vigo, Spain, in 2009.

From 2005 to 2011, he was a Lecturer with the Department of Electronics Technology of the University of Vigo. From 2011 to 2014, he worked in the wind power industry as a control engineer. Since 2014, he is a Postdoctoral Researcher at the Department of Energy Technology of Aalborg University. His main research interests are in the areas of ac power conversion.