Fast Reactive Power Sharing, Circulating Current and Resonance Suppression for Parallel Inverters Using Resistive-Capacitive Output Impedance

Chen, Yandong; Zapata, Josep Maria Guerrero; Shuai, Zhikang; Chen, Zhiyong; Zhou, Leming; Luo, An

Published in:
IEEE Transactions on Power Electronics

DOI (link to publication from Publisher): 10.1109/TPEL.2015.2493103

Publication date:
2016

Document Version
Early version, also known as pre-print

Link to publication from Aalborg University

Citation for published version (APA):

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

Users may download and print one copy of any publication from the public portal for the purpose of private study or research.

You may not further distribute the material or use it for any profit-making activity or commercial gain.

You may freely distribute the URL identifying the publication in the public portal.

Take down policy
If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.
Fast Reactive Power Sharing, Circulating Current and Resonance Suppression for Parallel Inverters Using Resistive-Capacitive Output Impedance

Yandong Chen, Member, IEEE, Josep M. Guerrero, Fellow, IEEE, Zhikang Shuai, Member, IEEE, Zhiyong Chen, Leming Zhou, and An Luo, Senior Member, IEEE

Abstract—In this paper, an inverter using resistive-capacitive output impedance (RC-type inverter) is proposed not only to provide fast reactive power sharing to support microgrid voltage, and but also to reduce circulating currents and damp high-frequency resonances among inverters. Introducing the RC virtual impedance loop, the inverter provides fast transient response. Based on the RC-type inverter modeling, the comparative frequency-domain analysis of equivalent output impedances are discussed, and the impact of the virtual complex impedance over the circulating currents and high-frequency resonances among parallel inverters are quantitatively analyzed. The control parameters are systematically selected, and effect of virtual complex impedance on the inverter output voltage is depicted. The RC-type inverter can reduce circulating currents and damp resonances due to different equivalent output impedances of inverter, and line impedances. Simulation and experimental results verify the effectiveness of proposed method.

Index Terms—Microgrid, parallel-connected inverters, resistive-capacitive virtual impedance, reactive power sharing, circulating current, resonance

I. INTRODUCTION

NOWADAYS more renewable energy, distributed generation (DG), energy storage systems (ESS), and local loads are conjugated and integrated in microgrids via power-electronics interfaced equipment [1-4]. Multi-inverters operating in parallel are commonly used in islanded microgrids [4-6]. However, the issues of circulating current and power sharing among multiple parallel inverters directly threat the operational security of the microgrid [7]. Therefore, how to effectively reduce the circulating current and to accurately share power among multi-parallel inverters becomes an important issue to be addressed [7-10].

In order to achieve ‘plug and play’ functionality of the DG units integrated into the microgrid, the conventional droop control method was proposed to solve the power sharing problem [11-15]. Power droop control theory can be applied to multi-parallel inverter systems without relying on communications [16-17]. This decentralized control method is realized by adjusting the frequency and amplitude of output voltage of inverter in the function of active and reactive powers delivered by the inverter, respectively. Nevertheless, the output impedance of parallel inverters in low-voltage microgrids is usually deliberately designed to be inductive [5,6,11], which causes the power sharing and circulating currents even worse due to the fact that the output impedance and the line impedance among inverters are not equal [9]. Therefore, a number of improved droop control methods such as adaptive droop control [18-23] are proposed to enhance the accuracy of power sharing. The virtual impedance was introduced to the feedback path of the output current to modify the amplitude-frequency characteristic of inverter output impedance [11-13, 24-27]. By using different virtual impedance nature, the parallel inverter can present different behaviors: resistive (R-type inverter), inductive (L-type inverter), or resistive and inductive (RL-type inverter), which satisfy different needs [24-30].

In contrast to synchronous generators, inverter dynamics presents low inertia behavior [31]. With the increasing use of nonlinear loads and resistive-inductive motor loads integrated into the distribution network or microgrid, the demand of active and reactive power from the consumers will drastically increase, which leads to voltage fluctuations or sags at the point of common coupling (PCC) [32,33]. To solve this problem, high-capacity static var compensators (STATCOM) can be connected to the PCC to reduce the voltage fluctuations or sags. However, the required time to calculate the reactive power by the STATCOM reduces its compensating effectiveness. STATCOMs in microgrid are usually centralized, installed in a fix location, commonly far away from local loads [34], so that the capacity of the STATCOM will increase with the raise of the required reactive current. In addition, an increasing amount of STATCOMs connected to PCC leads microgrid dynamics to be more complex. On the other hand, passive filters cannot realize fast continuous dynamic compensation. Consequently, all these methods either make the voltage fluctuations worse, or reduce the reliability of parallel system.
Alternatively, parallel inverters could provide extra reactive power to support the voltage of the PCC during transient voltage sags. Since most parallel inverters in microgrids are installed near the local loads, the equivalent output impedance of these inverters could be redesigned to be capacitive (C-type inverters), similar to an STATCOM, which may have the ability to provide fast reactive power and to achieve low-voltage ride through performance [35]. Hence, C-type inverters may meet microgrid demands and improve the PCC voltage without adding any external components, rather than slightly modify the control of the existing inverters. However, C-type inverter may cause resonance between inverter output impedances and line impedances in high-order harmonic frequency range [36-40]. Taking a two parallel inverter system for example, there are two resonant frequencies (modes) and one inverse-resonance frequency. With the growth quantity of inverters, the equivalent series impedance of the grid will increase and leads to a resonant frequency migrating to lower frequency range [38]. Therefore, it is an effective way to modify the parallel resonant frequency by improving the power sharing control method among the parallel inverters. By using the inverter output current and the PCC voltage as feed-forward terms, the virtual impedance at the fundamental and selected harmonic frequencies is proposed to regulate the equivalent inverter impedance, which may realize a better reactive and harmonic power sharing [39, 40]. However, the resonant conditions are related to inverter’s power stage, control strategy and number of parallel inverters.

In this paper, a fast reactive power control method for parallel inverters using resistive-capacitive (RC) output impedance is proposed. The paper is organized as follows. Section II presents the droop characteristics of five types of inverters and the RC-type inverter. Section III shows the proposed control architecture based on three cascaded control loops. Section IV presents the impacts of the virtual complex impedance over the fundamental and selected harmonic frequencies circulating currents among inverters, effect of virtual complex impedance on the inverter output voltage, and the selection of the main control parameters. Simulation and experimental results are illustrated and discussed in Section V. Conclusions are given in Section VI.

II. Modeling of Resistive-Capacitive Inverters

A. Output power characteristics of inverter with five different types of virtual impedance

The simplified diagram of two parallel inverters which consist of two voltage sources, the total equivalent impedances, and a common load is shown in Fig. 1. The total equivalent impedance includes the equivalent inverter output impedance \( Z_{\text{inv}} \) (i.e., L-type) and the line impedance \( Z_{\text{line}} \). \( E_i \) is the amplitude of inverter output voltage \( e_i \) with no-load at the fundamental frequency, and \( \delta_i \) is the phase error between \( e_i \) and the load voltage \( u_i \) at the fundamental frequency.

![Fig. 1. Simplified diagram of two parallel inverters.]

By considering only the influence of the line impedance, \( u_{\text{out}} \) is the terminal output voltage, and the output active and reactive power of the inverter can be expressed respectively as [17, 21, 40, 41].

\[
\begin{align*}
P_i &= \frac{(E_i U_L \cos \delta_i - U_i^2) \cos \phi_i + E_i U_L \sin \delta_i \sin \phi_i}{Z_{\text{inv}} + Z_{\text{line}}} \\
Q_i &= \frac{(E_i U_L \cos \delta_i - U_i^2) \sin \phi_i - E_i U_L \sin \delta_i \cos \phi_i}{Z_{\text{inv}} + Z_{\text{line}}}
\end{align*}
\]

where \( \phi_i \) is the impedance angle of total equivalent impedance, the line impedance is presented as \( Z_{\text{line}} = R_{\text{line}} + jX_{\text{line}} \) and the equivalent inverter output impedance is \( Z_{\text{inv}} = R_{\text{inv}} + jX_{\text{inv}} \). As a result, active power and reactive power are both associated with the amplitude and phase of the inverter output voltage, \( \phi_i \) [17, 41].

By adding different virtual impedance loops into the feedback path of the output current, it can make the equivalent inverter output impedance has different impedance angles. In case of low-voltage networks, the total equivalent impedance angle \( \phi_i \) is mainly dominated by the equivalent inverter output impedance angle since \( R_{\text{inv}} \) far larger than \( X_{\text{inv}} \) (or \( R_{\text{inv}} >> X_{\text{inv}} \)) [42]. Next, power equations and droop equations of five types of inverters by embedding different virtual impedance are shown in Table I, where \( \omega \) is the reference value of angular frequency at no-load condition, \( E^* \) is the reference value of output voltage amplitude at no-load condition, and \( m_i \) and \( n_i \) are the droop coefficients of frequency and voltage respectively. Notice that \( \delta_i = \omega \Delta t \) thus frequency droop is used here instead of phase droop since the initial phase of each inverter is unknown. This is because the inverters do not know the initial phase value of the other units; however, the initial frequency at no load can easily be fixed as \( \omega \). In fact, it is necessary to compensate the difference between the crystal clock generators [11].

<table>
<thead>
<tr>
<th>Impedance angle</th>
<th>Power equations</th>
<th>Droop equations</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \phi = 90^\circ ) (L-type)</td>
<td>( P_i = \frac{E_i U_L \sin \delta_i}{X_{\text{inv}} + Z_{\text{line}}} )</td>
<td>( \omega_i = \omega^* - n_i P_i )</td>
</tr>
<tr>
<td></td>
<td>( Q_i = \frac{E_i U_L \cos \delta_i - U_i^2}{X_{\text{inv}} + Z_{\text{line}}} )</td>
<td>( E_i = E^* - m_i Q_i )</td>
</tr>
<tr>
<td>( 0^\circ &lt; \phi &lt; 90^\circ ) (RL-type)</td>
<td>( P_i = \frac{E_i U_L \cos(\delta_i - \phi) - U_i^2 \cos \phi}{Z_{\text{inv}} + Z_{\text{line}}} )</td>
<td>( \omega_i = \omega^* - n_i P_i + m_i Q_i )</td>
</tr>
<tr>
<td></td>
<td>( Q_i = \frac{E_i U_L \sin(\delta_i - \phi) - U_i^2 \sin \phi}{Z_{\text{inv}} + Z_{\text{line}}} )</td>
<td>( E_i = E^* - P_i + m_i Q_i )</td>
</tr>
</tbody>
</table>
\[
\phi = 0^\circ \\
\text{(R-type)} \\
\begin{align*}
P_i &= \frac{E_i U_i \cos \phi - U_i^2}{R_i + R_{\text{line}}} \\
Q_i &= \frac{E_i U_i \sin \phi}{R_i + R_{\text{line}}} \\
o_i &= \omega^* + m Q_i \\
E_i &= E^* - n P_i
\end{align*}
\]
\[
-90^\circ < \phi < 0^\circ \\
\text{(RC-type)} \\
\begin{align*}
P_i &= \frac{E_i U_i \cos \phi - U_i^2}{Z_{\text{inv}} + Z_{\text{line}}} \\
Q_i &= \frac{E_i U_i \sin \phi}{Z_{\text{inv}} + Z_{\text{line}}} \\
o_i &= \omega^* + m Q_i + n P_i \\
E_i &= E^* + m Q_i - n P_i
\end{align*}
\]
\[
\phi = 90^\circ \\
\text{(C-type)} \\
\begin{align*}
P_i &= \frac{E_i U_i \sin \phi}{X_{\text{inv}} + X_{\text{line}}} \\
Q_i &= \frac{E_i U_i \cos \phi + U_i^2}{X_{\text{inv}} + X_{\text{line}}} \\
o_i &= \omega^* + n P_i \\
E_i &= E^* + m Q_i
\end{align*}
\]

Obviously, comparing with L-type inverters, C-type or RC-type inverters present inverse voltage/frequency droop characteristics. In microgrids dominated by inductive loads, C-type or RC-type inverters may reduce voltage fluctuations, while providing equal current sharing and reducing circulating current.

**B. Modeling of RC-type inverters**

The control scheme of parallel inverters is shown in Fig. 2. It includes outer power-droop, voltage and current dual-loop, and virtual impedance loop. The inverter output voltage \(u_o\), the line current \(i_L\), the instantaneous phase \(\phi\), the reference value of angular frequency \((\omega^*)\), and the reference value of output voltage amplitude \((E^*)\) are regarded as inputs of power droop controller. Firstly, the droop controller calculates the reference voltage \(u^*_r\), then the virtual impedance loop is added into the output current feedback path to get the reference output voltage \(u_{ref}\). Finally, voltage and current dual-loop controller calculates the output SPWM signal to control the switching devices of full-bridge inverter.

**Fig. 2. Block diagram of power control of a single inverter in parallel system.**

Since the switching period \(T_s\) is very small, the average value in the period of \(T_s\) can be replaced by its instantaneous value. From Fig. 2, \(u_{inv}\) can be expressed as

\[
L_i C_o \frac{d^2 u_o}{dt^2} + R_o C_o \frac{du_o}{dt} + u_o + L_o \frac{di_L}{dt} + R_i i_L = u_{inv}
\] (2)

Assuming that \(G(s)\) is the equivalent gain of the voltage control loop, \(u_o\) can be expressed as

\[
u_o = u_{inv} - Z_v(s) i_o = G(s) u_{inv} - Z_v(s) i_o
\] (3)

where \(Z_v(s)\) is the equivalent inverter output impedance.

To modify the equivalent inverter output impedance, the virtual complex impedance \(Z_v(s)\), which contains resistive and capacitive components, is introduced into the output current feedback path, and \(Z_v(s)\) is defined as

\[
Z_v(s) = R_p + \frac{1}{s C_v}
\] (4)

where \(R_p\) is the virtual resistive part and \(C_v\) the virtual capacitive part. The block diagram of the voltage control loop with the virtual impedance is showed in Fig. 3.

**Fig. 3. Block diagram of the voltage control with virtual impedance loop.**

From Fig. 3, the reference output voltage \(u_{ref}\) can be expressed as

\[
u_o = u_{ref} - Z_v(s) i_o
\]

Combining (3) to (5), \(u_{inv}\) can be rewritten as

\[
u_o = G(s) u^* - (Z_v(s) G(s) + Z_v(s) L_v) i_o = G(s) u^* - Z_v(s) i_o
\] (6)

where \(Z_v(s)\) is the equivalent output impedance of parallel inverter.

Choosing the appropriate parameters \(R_p\) and \(C_v\), we can obtain the following expression

\[
Z_v(s) = R_p + \frac{1}{s C_v}
\] (7)

By this way the inverter presents a resistive-capacitive output impedance (RC-type inverter). Notice that if we choose too small \(R_p\) and \(C_v\) values, \(Z_v(s) \approx 1/s C_v\), thus having a pure capacitive inverter output impedance (C-type inverter), which is not desirable if we want to deal with the resonance problem between the output impedance and the grid impedance. Since \(R_{inv}\) and \(R_p\) are very small, \(R_{inv}\) should satisfy the condition of \(R_{inv} \gg R_{line}\) and \(R_{inv} >> R_p\). However, if \(R_{inv}\) is chosen to an excessive large value, the voltage drops will be unacceptable. The virtual capacitor \(C_v\) should be satisfied with the condition of \(1/C_v >> L_v\).

Meanwhile, power droop control method is improved to guarantee the consistency of amplitude and phase of the reference voltage, which has the ability to further attenuate the circulating current and to improve power sharing accuracy.

**Fig. 4.** Shows the equivalent circuit of two RC-type inverters sharing a common load. The proposed resistive-capacitive virtual impedance achieve at the same time: (i) fast reactive current compensation, (ii) damping high-frequency resonances and (iii) equal current sharing. First, fast reactive power compensation is achieved since the virtual impedance loop provides fast transient response, faster than the traditional V-Q droop control, since it does not require computing reactive power, which is particularly slow in case of single-phase systems. The proposed virtual impedance presents higher bandwidth than the droop controllers, which together with the PLL will act to synchronize both inverters and to correct active power discrepancies in case of voltage differences. Indeed it makes the inverter to operate like a capacitor which is able to support reactive power to inductive loads. Second, thanks to the resistive component, it is able to damp high-frequency resonances that may occur between the inverter’s virtual-capacitors and the potential inductive loads. Finally, equal
current sharing can be achieved by considering equal RC virtual impedances or, in case of different power ratings, inversely proportional to their power ratings.

![Fig. 4 Equivalent circuit of the two RC-type inverters sharing a common load.](image)

### III. PROPOSED CONTROL ARCHITECTURE

The proposed power sharing control strategy of RC-type inverter mainly includes power droop control, virtual impedance feedback control, and voltage and current dual-loop control.

#### A. Power droop control strategy

The block diagram of power droop controller is shown in Fig. 5. To achieve inverter output active and reactive power, the orthogonal two-phase voltage vectors are implemented, and virtual instantaneous active power $p$ and reactive power $q$ are calculated. The average active power $P$ is obtained though a low-pass filter to $p$, where $\omega_c$ is the cut-off frequency of low-pass filter. The average reactive power $Q$ is obtained though a band-pass filter to $q$, where $\varepsilon$ is constant.

![Fig. 5. Block diagram of power droop controller.](image)

The droop coefficients $m$ and $n$ are determined by considering the fluctuation range of frequency and voltage in the parallel system. The output reference voltage of inverter $u^*_r$ is expressed as

$$\dot{u}_r^* = \sqrt{2}E \sin(\omega t + \phi)$$  \((8)\)

When a new inverter is going to be connected to the parallel system, $\phi$ is used to keep the phase of inverter output voltage as same as the phase of PCC voltage, and $\phi$ does not disable until connecting operation is successfully finished.

#### B. Voltage and current dual-loop control

Voltage and current dual-loop control method based on the virtual complex impedance is shown in Fig. 6. The proportional-integral-derivative (PID) controller is adopted to enforce the outer voltage loop to accurately track the inverter output voltage. The proportional controller is used as inner current loop which uses to track the current $i_c$ flowing through the output filter capacitor $C_v$. Dual-loop control method can further reduce the influence of output voltage fluctuation, where $k_{pD}$ is the proportional gain of current loop, and $k_{pI}$ is the equivalent gain of inverter.

To avoid the noise produced by the derivative term, the differential of the filter capacitor voltage $u_c$ is replaced by the following expression [11]:

$$\frac{du_c}{dt} = i_c / C_v$$  \((9)\)

![Fig. 6. Block diagram of voltage and current control based on virtual complex impedance.](image)

The voltage feed-forward coefficient of the outer voltage loop is $k_u = 1$, and $k_i = k_{pi}/C_v$. Without considering the inner current loop dynamics, $u_{io}$ can be expressed as

$$u_{io} = u_r + k_p(u_r - u_o) + k_i \int (u_r - u_o) dt + k_{pi} \frac{d}{dt}(u_r - u_o)$$  \((10)\)

where $k_p$, $k_i$, $k_{pi}$ are the proportional, integral, and differential coefficients of the PID controller, respectively.

### IV. IMPACT ANALYSIS OF EQUIVALENT OUTPUT IMPEDANCE OVER THE CIRCULATING CURRENT

#### A. Comparative analysis of equivalent output impedance characteristics

Without using virtual impedance, according to Fig. 5, we can obtain the following expression:

$$u_o = \frac{k_p(s^2 + (1 + k_p)s + k_i)}{L_s C_o (s^2 + (1 + k_p)s + k_i)} u_r + \frac{k_p(s^2 + (1 + k_p)s + k_i)}{L_s C_o (s^2 + (1 + k_p)s + k_i)} u_r$$

Combining (3) and (11), we can obtain the following transfer functions:

$$G(s) = \frac{k_p(s^2 + (1 + k_p)s + k_i)}{L_s C_o (s^2 + (1 + k_p)s + k_i)}$$

$$Z_o(s) = \frac{k_p(s^2 + (1 + k_p)s + k_i)}{L_s C_o (s^2 + (1 + k_p)s + k_i)}$$

If the virtual impedance $Z_o(s)$ is applied to voltage control, the equivalent output impedance $Z_o(s)$ of the parallel inverters, by combining (6) and (12), can be expressed as

$$Z_o(s) = \frac{A_1(s)s^2 + A_2(s)s + A_3(s)}{B_1(s)s^2 + B_2(s)s + B_3(s)}$$

where $A_1(s) = R_p k_{pD} + R_{C_v}$, $A_2(s) = (1 + k_{pD}) R_p + R_{C_v}$, $A_3(s) = k_{pD} R_p + (1 + k_{pD}) C_v$, $B_1(s) = k_{pD} R_p + (1 + k_{pD}) C_v$, $B_2(s) = k_{pD} R_p + (1 + k_{pD}) C_v$, $B_3(s) = R_{C_v} + k_{pD}$, $B_4(s) = 1 + k_{pD}$, $B_5(s) = k_{pD}$.

To analyze the impact of the equivalent output impedance, the system simulation parameters are given in Table II.

![TABLE II Simulation parameters](image)

A comparative analysis of the amplitude-frequency characteristics of $Z_o(s)$, $Z'_o(s)$, and $Z_o(s)$ is conducted. The
amplitude-frequency characteristic of output voltage control transfer function $G(s)$ is shown in Fig. 7, where the voltage gain is close to 1, and voltage phase is approximate to 0 within a wide low-frequency band.

The comparative results of the amplitude-frequency characteristics of $Z_v(s)$, $Z'_v(s)$, and $Z_o(s)$ are shown in Fig. 8. Without virtual impedance, the equivalent output impedance $Z_v(s)$ is inductive at the fundamental frequency and its amplitude is small within low-frequency band. On the other hand, if RC-type virtual impedance $Z_i(s)$ is included, the equivalent output impedance $Z'_v(s)$ is resistive-capacitive, and its amplitude and phase are approximately same as $Z_v(s)$. Therefore, $Z_i(s)$ drastically changes the output impedance characteristics.

### B. Analysis of the virtual capacitive component impact on the circulating current

Assuming that $i_{o1}$ and $i_{o2}$ are the output line currents of two inverters respectively, and fundamental and harmonic circulating currents are defined as $i_{circ} = (i_{o1} - i_{o2}) / 2$, where $h$ is the selected harmonic order between $1^{st}$ and $50^{th}$. The two line impedances are intentionally unbalanced as: $Z_{lin1} = 0.0366 + j0.012$ and $Z_{lin2} = 0.0794 + j0.032$, respectively. In order to analyze the influence of virtual impedance parameters $R_0$ and $C_v$ on the fundamental and harmonic circulating currents, and also to determine the proper control parameters, we firstly suppose that $R_0 = 0$, and the amplitude of each order harmonic voltage is 10V. The relationship among the amplitude of $i_{circ}$, $C_v$ and $h$ in two parallel inverters system is depicted in Fig. 9, where the value of $C_v$ increases from 0µF to 4000µF and the order of harmonic voltage ranges from the $1^{st}$ to the $20^{th}$ component.

![Fig. 7. Bode diagrams of the voltage control transfer function $G(s)$.](image)

![Fig. 8. Bode diagrams of the different impedance.](image)

![Fig. 9. Diagram of the circulating currents of parallel system with $C_v$ changing ($R_0 = 0$).](image)

![Fig. 10. Diagram of the circulating currents of parallel system with $C_v$ changing ($R_0 = 1.2$).](image)

In terms of circulating current reduction, $C_v$ has to satisfy the condition that its value should be larger than the corresponding value causing maximum resonance peak. Accordingly, the relationship among the amplitude of $i_{circ}$, $C_v$ and $h$ in the condition of $R_0=0$ is depicted in Fig. 11, where the value of $C_v$ ranges from 420µF to 460µF. This value range of $C_v$ is inside the neighborhood of the upper boundary of the value of $C_v$, this causing maximum resonance peak. It can be seen from Fig. 11 that the peak of resonance...
circulating currents is located nearby the fundamental frequency, with \( C_V = 437 \mu \text{F} \). So that \( C_V > 450 \mu \text{F} \) is a reasonable choice range.

![Diagram of the circulating currents with \( R_D = 0 \), and \( C_V \) varying from \( 420 \) to \( 460 \).](image)

With \( R_D = 0 \) and \( C_V \) changing from \( 45 \mu \text{F} \) to \( 10 \text{mF} \), the amplitude-frequency characteristics of the equivalent output impedance \( Z'_s(s) \) are shown in Fig. 12. \( Z'_s(s) \) presents inductive behavior in fundamental and the second harmonic frequencies when \( C_V \) is selected to be an excessively large value. However, \( Z'_o(s) \) presents capacitive behavior when \( C_V \) is selected a small value, its impedance amplitude is so large that limits the output power of inverters. In order to maintain the inverter output power providing to the loads, the voltage level of dc link of inverter has to be boost up, which is undesirable method. Considering the condition of \( C_V < 1.8 \mu \text{F} \), the reasonable choice range of \( C_V \) is \( C_V < 2.2 \mu \text{F} \). Therefore, \( C_V = 1.8 \mu \text{F} \) is recommended.

![Bode diagrams of \( Z'_o(s) \) with different virtual capacitive \( (C_V) \) values \((R_D = 0)\).](image)

### A. Effect of virtual resistive component on circulating current

To confirm the acceptable choice range of \( R_D \), the relationship between the amplitude of \( i_{dc} \), \( R_D \) and \( h \) for \( C_V = 450 \mu \text{F} \) is depicted in Fig. 13, where the value of \( R_D \) ranges from \( 0 \Omega \) to \( 4 \Omega \). Obviously, with the increase of \( R_D \) value, circulating currents greatly decrease. Obviously, the fundamental circulating current decreases from \( 30 \text{A} \) to \( 3 \text{A} \), approximately. That is to say, the decrease of fundamental circulating current amplitude is up to \( 90\% \). Especially, when \( R_D \) changes from \( 0.5 \Omega \) to \( 1.2 \Omega \), the amplitude voltage drop is more evident.

![Diagram of harmonic circulating currents with \( R_D \) changing \((C_V = 450 \mu \text{F})\).](image)

With \( C_V = 1.8 \mu \text{F} \), and \( R_D \) selecting \( 0 \), \( 0.1 \Omega \), \( 0.5 \Omega \), \( 1.2 \Omega \), and \( 4 \Omega \), respectively, the amplitude-frequency characteristics of the equivalent output impedance \( Z'_o(s) \) are shown in Fig. 14.

![Bode diagrams of \( Z'_o(s) \) with different virtual resistance \( (R_D) \) values \((C_V = 1.8 \mu \text{F})\).](image)

From Fig. 14, it can be seen that \( Z'_o(s) \) varies greatly along with the frequency when \( R_D \) takes a very small value. Within the low-frequency range, the amplitude of \( Z'_o(s) \) tends to a relatively constant value along with the increasing value of \( R_D \). In this circumstances, \( Z'_o(s) \) is only determined by \( R_D \). This means that the accuracy of power sharing and the reduction of circulating current are greatly improved. However, the value of \( R_D \) should not be too large, otherwise it will deviate too much inverter output voltage regulation. Consequently, \( R_D = 0.8 \) was chosen in this paper.

### B. Effect of virtual complex impedance on the inverter output voltage

When introducing an additional current feedback path to emulate a virtual complex impedance into the feed-forward path of the voltage-control loop, the amplitude-frequency characteristic of equivalent output impedance of an inverter is modified. Nevertheless, the virtual complex impedance may change the amplitude and phase of inverter output voltage depending on the output current.

By taking into account a single inverter, by combining (3) and (6), we can obtain the following expression:
\[
\begin{align*}
\begin{aligned}
\frac{u_{\text{ext}} - G_i(s)u_x - Z_m(s)}{Z_m(s) + Z_{\text{line}}(s) + Z_{\text{eq}}(s)} & = G_i(s)u_x \\
\frac{u_{\text{ext}} - G_i(s)u_x - Z_m(s)}{Z_m(s) + Z_{\text{line}}(s) + Z_{\text{eq}}(s)} & = G_i(s)u_x
\end{aligned}
\end{align*}
\]

(14)

To analyze the impact of the equivalent output impedance, assuming \( u_x = u_i \), we can obtain the gain functions in inverter output voltage \( G_i(s) \):

\[
G_i(s) = \frac{u_i}{u_{\text{ext}} - Z_m(s) + Z_{\text{line}}(s) + Z_{\text{eq}}(s)}
\]

(15)

Since \( Z_{\text{eq}}(s) = Z_m(s) \) within the low-frequency band, assuming \( Z_{\text{eq}}(s) = R_L + sL \), we can obtain the following gain function in the low-voltage microgrid:

\[
G_i(s) = \frac{R_L + sL + Z_{\text{line}}(s)}{R_L + sL + Z_{\text{line}}(s) + Z_{\text{eq}}(s)}
\]

(16)

where \( N_2 = M_s = L_{\text{eq}}C_m \),

\[
N_3 = (R_L + sL + Z_{\text{line}}(s))C_m,
\]

\[
N_4 = (R_L + sL + Z_{\text{line}}(s))C_m,
\]

\[
N_5 = (R_L + sL + Z_{\text{line}}(s) + Z_{\text{eq}}(s) + Z_{\text{line}}(s))C_m,
\]

\[
N_6 = (R_L + sL + Z_{\text{line}}(s) + Z_{\text{eq}}(s))C_m + k_D C_m + k_D C_m,
\]

\[
N_7 = k_f (R_L + sL + Z_{\text{line}}(s))C_m + k_f C_m + k_f C_m,
\]

\[
M_1 = (R_L + sL + Z_{\text{line}}(s) + Z_{\text{eq}}(s))C_m + k_D C_m + k_D C_m,
\]

\[
M_2 = (R_L + sL + Z_{\text{line}}(s) + Z_{\text{eq}}(s) + Z_{\text{line}}(s))C_m + k_D C_m + k_D C_m,
\]

\[
M_3 = (R_L + sL + Z_{\text{line}}(s) + Z_{\text{eq}}(s) + Z_{\text{line}}(s))C_m + k_D C_m + k_D C_m,
\]

The system simulation parameters are given in Table III, and the local load is resistive-inductive (\( R_L = 24 \Omega \) and \( L = 36 \) mH). The amplitude attenuation and phase lag characteristic of 1st inverter (\( i = 1 \)) output voltage are shown in Fig. 15.

Fig. 15. Bode diagrams of the gain \( G_i(s) \) of single inverter output voltage.

Obviously, by introducing virtual complex impedance, the amplitude of output voltage is amplified within the frequency band from 33.5Hz to 2kHz, and output voltage phase advances approximately 5 degrees at the low-frequency band (45 Hz to 55Hz).

V. SIMULATION AND EXPERIMENTAL RESULTS

In this Section, the proposed power sharing method is verified via simulations and experimental results.

A. Simulation results

A simulation model of two parallel inverters is built by using Psim6.0 software. The rated power of the two inverters is 2.2kVA for both and the same switching frequency fixed at 19.2 kHz. The filter parameters and line impedances were intentionally different, and the specific system parameters are shown in Table III. In the simulations, the first inverter runs independently at \( t = 0s \). At \( t = 0.05s \), the second inverter is connected to system. And at \( t = 0.15s \), the first one shuts down, while the second one keeps running. The local loads are resistive-inductive with its initial impedance \( Z_L = 24 + j13.5 \Omega \), also its apparent power of 1.8kVA, and inductive-reactive power of 760VAR. Comparative simulation waveforms between two L-type parallel inverters and two RC-type parallel inverters are depicted in Figs. 16 and 17 respectively.

![Simulation results of output voltage and circulating current under different parallel system with inductive loads. (a) L-type inverter. (b) RC-type inverter.](https://example.com/simulation_results.png)
between the damping of the parallel system and series resonance in low parallel system consisting L are depicted in Fig. 19(a), (b), and (c) respectively. Obviously, parallel inverters operating to supply nonlinear rectifier loads can provide more quickly and stably the reactive power to the local loads, and the recovering time is much shorter.

Simulation results of loads current and power under different parallel system with inductive loads. (a) L-type inverter. (b) RC-type inverter.

With the same simulation process, inductive reactive power of the resistive-inductive loads suddenly increased 90%. As shown in Fig. 18(a), there has a transient overshoot and oscillation with gradually recovering in L-type inverters parallel system. On the contrary, Fig. 18(b) shows that RC-type inverters can provide more quickly and stably the reactive power to the local loads, and the recovering time is much shorter.

Simulation waveforms of L-type, C-type, and RC-type parallel inverters operating to supply nonlinear rectifier loads are depicted in Fig. 19(a), (b), and (c) respectively. Obviously, parallel system consisting L-type or C-type inverters occurs series resonance in low-frequency range, and its circulating current is large. In the parallel system consisting of RC-type inverter, the virtual resistance component increases the damping of the parallel system to attenuate the resonance between the equivalent inverter output impedance and line impedance at the high-order harmonic frequency bandwidth, which is caused by pure capacitive output impedance of C-type inverter. The virtual resistance component has the ability to effectively attenuate the harmonic circulating current and to realize the harmonic power sharing.

Simulation results of the different type parallel inverters with nonlinear rectifier loads. (a) L-type inverter. (b) C-type inverter. (c) RC-type inverter.

To verify the influence of virtual impedance capacitive component of C, we firstly set \( R_D = 0 \), and the amplitude of 17th harmonic voltage is about 1V. Simulation waveforms of \( i_{p1}, i_{o1}, \) and \( i_{o2} \) with the different parameter \( C_V \) in two parallel inverters system are depicted in Fig. 20, where the value of \( C_V \) is selected 310\( \mu \)F, 430\( \mu \)F, and 1800\( \mu \)F respectively. As shown from Fig. 20, the circulating current of parallel inverters \( i_{p} \) is close to the peak value when \( C_V = 310 \mu \)F, and \( C_V = 1800 \mu \)F is a proper value. To verify the influence of virtual resistive component \( R_D \) on the fundamental and harmonic circulating currents, we set \( C_V = 1800 \mu \)F. Simulation waveforms of \( i_{p1}, i_{o1}, \) and \( i_{o2} \) with the different parameter \( R_D \) in two parallel inverters system are depicted in Fig. 21, where the value of \( R_D \) are selected 0.1\( \Omega \), 0.8\( \Omega \), and 1.2\( \Omega \) respectively. Obviously, with \( R_D \) increasing, the fundamental and harmonic circulating currents greatly decrease, and resonance is suppressed significantly at a low-frequency bandwidth.
two inverters rated power at 2.2kVA is built including full-bridge inverter, local loads, DSP control system, and etc. Note that the experimental parameters are same as the simulation parameters shown in Tables II and III. For the experimental results, the hardware configuration is shown in Table IV. The digital high-speed oscilloscope DPO3032 is used to measure the voltage and current, etc. The initial local loads are resistive-inductive with an apparent power of 1.8kVA, inductive-reactive power 760Var.

The comparative testing results of L-type parallel system and RC-type parallel system are depicted in Fig. 23(a) and (b) respectively when the first inverter shuts down suddenly, and the second inverter is connected to parallel system. Compared with the L-type inverter and R-type inverter, the RC-type inverter can provide fast dynamic reactive power for the local resistive-inductive loads to support the PCC voltage quickly.

![Fig. 22](image-url)  
**Fig. 22.** Parallel system with two single-phase inverters.

<table>
<thead>
<tr>
<th>Devices Name</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intelligent power module (IPM)</td>
<td>PM50B5LA060</td>
</tr>
<tr>
<td>Microcontroller</td>
<td>TMS320F2812</td>
</tr>
<tr>
<td>A/D converter chip</td>
<td>ADS8556</td>
</tr>
<tr>
<td>AC voltage sensor</td>
<td>KD3518</td>
</tr>
<tr>
<td>Hall Current sensor</td>
<td>LA25-NP</td>
</tr>
<tr>
<td>DC storage capacitor</td>
<td>1000uF / 450V</td>
</tr>
<tr>
<td>Carrier frequency</td>
<td>19.2 kHz</td>
</tr>
<tr>
<td>Dead time</td>
<td>2.0 μs</td>
</tr>
</tbody>
</table>

![Hardware Configuration](image-url)  
**TABLE IV Hardware Configuration**

As shown in Fig. 22, the prototype of a parallel system of
local loads changes suddenly including the inductive reactive power increased to twice and inductive reactive power reduced to a half. As shown in Fig. 24(a), L-type inverters parallel system has a transient overshoot and oscillation. On the contrary, Fig. 24(b) shows that RC-type inverters can provide reactive power more quickly and stably to the local loads, and support the PCC voltage stability.

![Fig. 24](image_url)

**Fig. 24.** Comparative results of inverters reactive powers under the different type inverters parallel system with loads inductive reactive power changing suddenly. (a) L-type inverters parallel system. (b) RC-type inverters parallel system.

The comparative results of PCC voltage in the different parallel system are depicted in Fig. 25(a) and (b) respectively. With the same testing process, the loads inductive reactive power increase 20%. As shown in Fig. 25(a), the voltage of PCC has an obvious transient from voltage sag to gradually recovering (in one fundamental frequency cycle) in L-type inverters parallel system using conventional droop control. On the contrary, Fig. 25(b) shows that by using RC-type inverters, the voltage of PCC is more stable and the recovering time is much shorter than L-type inverters during the transient of voltage sags.

![Fig. 25](image_url)

**Fig. 25.** Comparative results of the PCC voltages under the different type inverters parallel system. (a) L-type inverters system. (b) RC-type inverters system.

To verify the influence of virtual impedance capacitive component $C_L$ and resistive component $R_D$ on the circulating currents, Comparative results of the currents $i_{r1}$, $i_{r2}$, and $i_{o2}$ with the different parameters $C_L$ and $R_D$ in two parallel inverters system are depicted in Fig. 26. Obviously, the fundamental and harmonic circulating currents greatly decrease, and the resonance is suppressed significantly at a low-frequency bandwidth with $R_D = 0.8$, $C_L = 1800\mu F$.

![Fig. 26](image_url)

**Fig. 26.** Comparative results of the output inverter currents and circuiting currents under the different control parameters in the RC-type inverters parallel system. (a) $R_D = 0$, $C_L = 430\mu F$. (b) $R_D = 0$, $C_L = 1800\mu F$. (c) $R_D = 0.8$, $C_L = 1800\mu F$.

Comparative results of circulating currents of the different parallel system are depicted in Fig. 27, where the THDs of PCC voltage is both 3.5%. Obviously, the harmonic voltage aggravates fundamental circulating current, and the output current appears distorted. Compared to the L-type inverter, the RC-type inverter effectively attenuates the fundamental and harmonic circulating currents by adding virtual complex impedance. In the steady-state, the RMS of circulating currents attenuates from 2.8A of L-type inverters to 0.99A of RC-type inverters. This means that the decreasing amplitude of circulating current is about 65%.

![Fig. 27](image_url)

**Fig. 27.** Comparative results of circulating currents of different parallel inverters under the same background harmonic voltage. (a) L-type inverter. (b) RC-type inverter.

When the resistive-inductive loads suddenly reduce to a half, the experimental waveforms of the 1st and 2nd inverters’ output currents are depicted for C-type inverter and RC-type inverter in Fig. 28. In case of C-type inverter, the two inverters’ currents apparently contain a lot of ripples due to high-frequency quasi-resonance, which is significantly increased after the transient. On the contrary, for RC-type inverter, the virtual impedance component $R_D$ can damp resonance and reduce the circulating current between RC-type inverter, and the high-frequency ripple is drastically decreased.
The comparative results of C-type and RC-type parallel inverters with nonlinear rectifier loads are depicted in Figs. 29(a) and (b) respectively. Obviously, parallel system consisting C-type inverters occurs series resonance in low-frequency range, and its circulating current is large. In the parallel system consisting of RC-type inverter, the virtual resistance component increases the damping of the parallel system to attenuate the resonance between the equivalent inverter output impedance and line impedance at the high-order harmonic frequency bandwidth, which is caused by pure capacitive output impedance of C-type inverter.

![Fig. 28. Comparative results of output currents of different type inverters with loads reducing to a half. (a) C-type parallel inverter. (b) RC-type parallel inverter.](image)

![Fig. 29. Comparative results of the different type parallel inverters with nonlinear rectifier loads. (a) C-type parallel inverter. (b) RC-type parallel inverter.](image)

**VI. CONCLUSIONS**

The paper proposes an inverter using resistive-capacitive output impedance (RC-type inverter) and its power sharing method, which has the ability to provide fast reactive power to support the PCC voltage, reduce the circulating current, and damp high-frequency resonances among inverters. The multi-loop control method of power sharing in RC-type inverter includes the outer power droop loop, virtual impedance loop, and inner voltage loop. Introducing the RC virtual impedance loop, the inverter provides fast transient response. Based on the RC-type inverter modeling, the comparative frequency-domain analysis of equivalent output impedances are discussed, and the impact of the virtual complex impedance over the circulating currents and high-frequency resonances among parallel inverters are quantitatively analyzed. The control parameters are systematically selected, and effect of virtual complex impedance on the inverter output voltage is depicted. The RC-type inverter can reduce circulating currents and damp resonances due to different equivalent output impedances of inverter, and line impedances. Simulation and experimental results verify the validity and effectiveness of proposed method.

**REFERENCES**


Yandong Chen (S’13–M’14) was born in Hunan, China, in 1979. He received the B.S. and M.S. degree in instrument science and technology from Hunan University, Changsha, China, in 2003 and 2006, respectively, and the Ph.D. degree in electrical engineering from Hunan University, Changsha, China, in 2014. He has been an Assistant Professor with the National Electric Power Conversion and Control Engineering Technology Research Center, Hunan University, Changsha.

Josef M. Guerrero (S’01–M’04–SM’08–FM’15) received the B.S. degree in telecommunications engineering, the M.S. degree in electronics engineering, and the Ph.D. degree in power electronics from the Technical University of Catalonia, Barcelona, in 1997, 2000 and 2003, respectively. Since 2011, he has been a Full Professor at the University of Aalborg, Denmark, where he is responsible for the Microgrid Research Program. From 2012 he is a guest Professor at the Chinese Academy of Science and the Nanjing University of Aeronautics and Astronautics; from 2014 he is chair Professor in Shandong University; and from 2015 he is a distinguished guest Professor in Hunan University.

Zhikang Shuai (S’09–M’10) received the B.S. and Ph.D. degree from the College of Electrical and Information Engineering, Hunan University, Changsha, China, in 2005 and 2011, respectively. He was with the Hunan University, as an Assistant Professor between 2009 and 2012, and an Associate Professor in 2013. Starting in 2014, he became a Professor at Hunan University. His research interests include power quality control, power electronics, and microgrid stability.
Dr. Shuai is a recipient of the 2010 National Scientific and Technological Awards of China, the 2012 Hunan Technological Invention Awards of China, the 2007 Scientific and Technological Awards from the National Mechanical Industry Association of China.

Zhiyong Chen was born in Hunan, China, in 1985. He received the B.S. degree in automation from Xiangtan University, Xiangtan, China, in 2007, and received the M.S. degree in power electronics and power drives in 2010. He is currently pursuing the Ph.D. degree in electrical engineering at Hunan University, Changsha, China. From 2010 to 2012, he was employed as an electrical and market manager in XEMC New Energy Co., Ltd., Xiangtan. His research interests include power electronics of microgrid, distributed generation.

Leming Zhou was born in Hunan, China, in 1989. He received the B.S. degree in electrical engineering from Hunan University, Changsha, China, in 2011. He is currently pursuing the Ph.D. degree in electrical engineering at Hunan University, Changsha, China. His research interests include power electronics for microgrid, distributed generation and power quality.

An Luo (SM’09) was born in Changsha, China, in 1957. He received the B.S. and M.S. degrees in industrial automation from Hunan University, Changsha, in 1982 and 1986, respectively, and the Ph.D. degree in fluid power transmission and control from Zhejiang University, Hangzhou, China, in 1993. Between 1996 and 2002, he was a Professor with Central South University. Since 2003, he has been a Professor with the College of Electrical and Information Engineering, Hunan University. He has published over 300 articles. His research interests include distributed generation system, and power quality control. Prof. Luo is a senior member of IEEE Power Electronics Society.