A 3D Lumped Thermal Network Model for Long-term Load Profiles Analysis in High Power IGBT Modules
Bahman, Amir Sajjad; Ma, Ke; Ghimire, Pramod; Iannuzzo, Francesco; Blåbjerg, Frede

Published in:
I E E E Journal of Emerging and Selected Topics in Power Electronics

DOI (link to publication from Publisher):
10.1109/JESTPE.2016.2531631

Publication date:
2016

Document Version
Early version, also known as pre-print

Link to publication from Aalborg University

Citation for published version (APA):
A 3D Lumped Thermal Network Model for Long-term Load Profiles Analysis in High Power IGBT Modules

Amir Sajjad Bahman, Student Member, IEEE, Ke Ma, Member, IEEE, Pramod Ghimire, Student Member, IEEE, Francesco Iannuzzo, Senior Member, IEEE, and Frede Blaabjerg, Fellow, IEEE

Abstract—The conventional RC lumped thermal networks are widely used to estimate the temperature of power devices, but they lack of accuracy in addressing detailed thermal behaviors/couplings in different locations and layers of the high power IGBT modules. On the other hand, Finite Element (FE)-based simulation is another method which is often used to analyze the steady-state thermal distribution of IGBT modules, but it is not possible to be used for long-term analysis of load profiles of power converter, which is needed for reliability assessments and better thermal design. This paper proposes a novel three-dimensional RC lumped thermal network for the high power IGBT modules. The thermal-coupling effects among the chips and among the critical layers are modeled, and boundary conditions including the cooling conditions are also taken into account. It is demonstrated that the proposed thermal model enables both accurate and fast temperature estimation of high power IGBT modules in the real loading conditions of the converter while maintaining the critical details of the thermal dynamics and thermal distribution. The proposed thermal model is verified by both FE-based simulation and experimental results.

Index Terms—Finite element method (FEM), insulated gate bipolar transistor (IGBT), mission profile, power semiconductor, reliability, thermal model.

I. INTRODUCTION

POWER electronic devices, especially Insulated Gate Bipolar Transistor (IGBT) modules, are widely used in various important applications with high power rating like renewable energy production, motor drives, HVDC and automation [1], [2]. In order to push the power ratings of the devices, power semiconductor industries are trying to make new generation silicon chips with more compact area and higher power density. In addition, more semiconductor chips are integrated into the same substrate and are connected with bond-wires in order to increase current ratings of the power module. All these mentioned technologies may result in the increased complexity of geometry inside the IGBT module. On the other hand the critical mission profiles in the high power applications may introduce complicated loading conditions to the devices, consequently resulting in complicated thermal dynamics.

The thermal behaviors of the IGBT modules are very important design consideration for the whole converter system, especially in the high power range. Because the reliability of power electronic devices is closely dependent on the thermal behaviors of semiconductor devices, the adverse thermal loading and dynamics may quickly trigger the reliability problems, causing failures of IGBT modules like bond-wire lift-off or solder cracking [3]-[5]. It has been demonstrated that thermal stresses of the semiconductor devices can be mathematically correlated to the expected reliability performance of the converter, allowing a more accurate design of the semiconductor parts [6]-[9]. On the other hand, power semiconductor device may incur in catastrophic failures if the maximum junction temperature given by the manufacturer is exceeded [5]. Therefore, an accurate prediction of the chip temperature is crucial for a reliable IGBT module thermal design as well as heat sink design which affect the total converter cost.

Currently, the correct estimation of the temperature in high power semiconductors under real mission profiles is still a challenging task. A group of methods are based on thermal models composed of RC lumps given by manufacturer’s datasheets which estimate temperature indirectly as detailed in [10]-[17]. In these methods, the temperature of the IGBT module is mathematically solved by the information of loss dissipation in the IGBT/diode chips as well as the thermal impedances in the form of one-dimensional RC network. However, these thermal models exhibit some limits in calculating the temperatures in different layers of the IGBT module. In other words, they only estimate junction temperature and they do not provide accurate temperatures in the middle layers. In addition, they can only estimate the average temperature of the chip area without considering the thermal coupling between the chips or temperature distribution in different layers of materials inside the module. Moreover, 2D- and 3D-boundary conditions including nonlinear cooling

Manuscript received July 8, 2015; revised November 2, 2015; accepted December 1, 2015. Recommended for publication by Associate Editor xxx.

A. S. Bahman, K. Ma, P. Ghimire, and F. Blaabjerg are with the Center of Reliable Power Electronics, Aalborg University, Aalborg 9220, Denmark (email: asb@et.aau.dk; kema@et.aau.dk; pgh@et.aau.dk; fb@et.aau.dk).

F. Iannuzzo is with the Center of Reliable Power Electronics, Aalborg University, Aalborg 9220, Denmark and also with the Department of Electronic and Information Engineering, University of Cassino and Southern Lazio, Cassino 03042, Italy (email: fi@et.aau.dk).

This is the preprint version of the manuscript. When it is published, color versions of one or more of the figures in this paper will be available online at http://ieeexplore.ieee.org.

Digital Object Identifier 07.0246/JESTPE.2016.xxxxxx
system are not considered in the mentioned methods.

Today, many advanced simulation tools have been introduced for the thermal behavior analysis of the high power IGBT module, such as traditional Finite Element Method (FEM), Finite Volume Method (FVM) and Finite Difference Method (FDM) [17]-[19]. All these methods provide much more accurate and detailed thermal information in both transient and steady-state operation of the device. However these methods normally require massive calculations in three dimensions. Furthermore, because of the complex structure and cooling system of high power IGBT modules, these methods normally result in very long computation time, especially in multi-physics environments – electro-thermal and thermo-mechanical – which are more and more demanded in reliable design for power electronics [20]. Indeed, many researches have been carried out to simplify and speed up the pure FEM simulation tools, such as the ones mentioned in [21]-[30], but all of these methods are difficult to be implemented in real mission profiles and, even in case of success, several of them exhibit significantly decreased the accuracy in the temperature calculation.

This paper proposes a novel, fast and accurate three-dimensional RC lumped thermal model for high power IGBT modules; it takes into account some critical geometry and material information of the devices. The obtained model is suitable to be integrated into a circuit simulator, whose execution time is much shorter than the one for an FEM-based simulation with comparable accuracy. This model includes thermal coupling effects between the chips as well as the critical sub-layers. Moreover, the 3D thermal network is adjustable according with power losses distribution and cooling system equations that means by change of these boundary conditions the thermal network is modified to fit to new conditions. Some experimental tests are presented too, which verify the proposed approach. One of the key outcomes is that the approximated temperature distribution inside the IGBT module can be obtained both vertically and horizontally, even if a circuit simulator is used. This feature is very important for lifetime calculation of the power device [31].

The paper is structured as follows: the modeling environment and operating conditions of the IGBT module under study are introduced first, together with challenges and limits of the existing thermal models. Then, the proposed method to extract the 3D lumped thermal network is described. Self-heating and thermal coupling effects inside the IGBT module are carefully included in the modeling process. Finally, the obtained thermal network is validated both by FEM simulation and experiments under the real field operating conditions in a grid-connected wind power converter.

II. CONDITIONS AND ENVIRONMENT FOR MODELING

A. Structure of IGBT Module and Conditions for Analysis

Without losing of generality, this paper focuses on a power IGBT module which is rated 1 kA and 1.7 kV. All silicon chips are placed on a Direct Copper Bonded (DCB) layer and copper baseplate respectively via solder layers. More in detail, the considered IGBT module contains 6 half-bridge converters connected in parallel, totally amounting to 12 transistors and 12 diode chips. The IGBT module is simulated using an FEM-based tool, namely ANSYS Icepak, to extract the temperature profiles. The graphical view of the IGBT module in the FEM simulation is shown in Fig. 1. The IGBT module is assumed adiabatic from top and lateral sides; so the heat propagates from the junction area, inside the chip, through several sub-layers and dissipates in the heat exchanger. Bond-wires can be removed in very good approximation as they minimum negligibly influence the thermal balance [4].

The layer stack in the considered IGBT module is shown in Fig. 2. In this case study, the DCB substrate layer material is chosen to be Aluminum Oxide (Al₂O₃). Of course, other interesting DCB materials such as AlN or Si₃N₄ can be studied as alternative cases. The thermal characteristics of all materials used in the IGBT module are given in Table I. It is worth to note that the conductivity of some materials is set to be temperature dependent based on [32] especially silicon and copper, which show considerably lower thermal conductivity at higher temperatures.

![Fig. 1. Graphical view of the considered IGBT module developed in ANSYS Icepak.](image1)

![Fig. 2. Layer stack of the considered IGBT module.](image2)

| TABLE I
<p>| IGBT MODULE MATERIAL THERMAL PROPERTIES |</p>
<table>
<thead>
<tr>
<th>Material</th>
<th>Density $kg/m^3$</th>
<th>Specific heat $J/(kg \cdot K)$</th>
<th>Conductivity $W/(m \cdot K)$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Silicon (Si)</td>
<td>2330</td>
<td>705</td>
<td>168</td>
</tr>
<tr>
<td>Copper (Cu)</td>
<td>8954</td>
<td>384</td>
<td>112</td>
</tr>
<tr>
<td>Al₂O₃</td>
<td>3890</td>
<td>880</td>
<td>82</td>
</tr>
<tr>
<td>SnAgCu</td>
<td>7370</td>
<td>220</td>
<td>0</td>
</tr>
</tbody>
</table>

![Diagram 1](image3)

![Diagram 2](image4)
As an initial demonstration and reference for analysis, FEM simulation is implemented based on the given specifications of IGBT module. It has been assumed that the baseplate is mounted on a plate with fixed temperature set to 88°C in order to decrease the simulation time and to avoid the uncertain physical properties in thermal interface material and heatsink. This is a typical design target of the cooling system for the chosen IGBT modules [33]. Of course, using thermal interface material or active heatsink follows the same method of thermal modeling. Also, the ambient temperature of the simulations is fixed to 20°C. To achieve the highest accuracy in the simulation results and shorter simulation time, multi-level meshing is applied in the FEM tool. Basically, multi-level meshing consists of using finer mesh in the critical regions such as junction and solder layers rather than the thicker layers such as the baseplate and DCB. The FEM simulations are done in transient mode for 0.5 seconds which is sufficient time to ensure the temperatures inside the IGBT module under study have reached the steady-state.

B. Challenges of Accurate Thermal Modeling

The conventional thermal models calculate the junction temperature excursions for self-heating of the devices caused by single operational semiconductor chips. On the other hand, some thermal models consider thermal couplings between chips such as the thermal models introduced in [33]-[35], but they do not explain thermal coupling between different layers of the IGBT module in thermal paths between the chips. Identifying thermal coupling in sub-layers helps in accurate temperature calculation of critical layers. Indeed, any chip dissipating power will produce a temperature increase in the same chip and all other chips. So, an accurate thermal model should account for superposition of thermal couplings. This paper studies thermal coupling effect as an important factor for accurate thermal modeling. One of the key achievements of the presented approach is to make able to study the temperature cross-effects among the chips. Without losing of generality, it is assumed that power losses are generated equally in IGBT and diode chips. The surface temperature distribution of the IGBT module is shown in Fig. 3. As previously pointed out, the IGBT module under study consists of 6 cells, each cell contains a half-bridge converter including two pairs of IGBTs and freewheeling diodes, namely T1/D1 and T2/D2.

The coupling effect from other chips is related to the distance of heat sources and the magnitude of the power generated at heat sources [37]. It can be observed in Fig. 3 that in each half-bridge cell, the thermal coupling effects among the cells are negligible since there is no significant temperature difference in the area between them. Consequently, the study can be focused on one individual half-bridge cell which is composed of four closely positioned chips (Transistors T1, T2, and freewheeling diodes D1, D2). Furthermore, for simplicity, the thermal coupling study can be focused on one pair of IGBT/diode (T1 and D1) thanks to symmetry. It is worth to note that the thermal coupling is not only among the chips, but it is also relevant among sub-layers beneath the chips. Fig. 4 shows the cross-section view of temperature distribution in the IGBT module when the IGBT chip is conducting and it can be seen that thermal coupling exist between the chips and sub-layers. In addition, a noticeable amount of heat is flowing through solder layers, which can lead to reliability problem as detailed in [3].

Since the side temperatures of the chips are critical information in solder cracks study, nine equally distanced monitoring points are considered on each IGBT/diode chips to study the self-heating and thermal coupling effects from the other chips. These monitoring points are shown in Fig. 5. It should be mentioned that thermal couplings also exist between points on same chips which are not included in this work due to their negligible effect in comparison to thermal coupling from other chips. Other monitoring points are considered under the chips and are labeled as s1 for the chip solder, s2 for the baseplate solder, C for the case and TIM for the thermal interface material.

In order to model the self-heating and thermal coupling effects, FEM simulations have been performed in three cases: 1. only the Transistor (T1) is switching; 2. only the freewheeling diode (D1) is switching and 3. T1 and D1 are switching alternatively. For this purpose, a power loss profile from a grid-connected converter is given to both IGBT and diode chips. The converter rated power is 500 kW, DC bus voltage is 1100 V, rated load current is 209 A_{rms}.
frequency is 50 Hz and switching frequency is 2 kHz. The baseplate temperature is fixed to 80°C. In the simulation, we apply power losses to the IGBT and we measure the diode temperature and vice versa. The results for \( i_2, i_5 \) and \( i_8 \) monitoring points on the IGBT chip and \( d_2, d_5 \) and \( d_8 \) on the diode chip are shown in Fig. 6(a)-(f).

In these figures, transient temperatures on the selected monitoring points of the IGBT chip are shown. The IGBT chip results to be less influenced by the diode chip. On the contrary, in Fig. 6(d), 6(e), and 6(f), the diode chip receives more considerable thermal coupling impact from the IGBT chip, especially for the monitoring points \( d_1, d_2 \) and \( d_3 \), which are positioned closer to the IGBT chip. This unequal thermal coupling between IGBT and diode is mainly due to the smaller size of the diode chip and much higher losses in the IGBT chip in an inverter operating mode. For what found above, it can be concluded that thermal coupling is obviously not symmetric. In thermal modeling of the IGBT modules, independence of thermal paths is not reasonable under these circumstances and thermal coupling effects should be included in the thermal networks.

On the other hand, many factors may have impacts to the loading of high power IGBT modules. These factors include variable wind speeds and temperatures, harsh environments, grid disturbances, etc. Finite Element Analysis (FEA) can be used for short-term simulations, but for long-term load profiles FEA is time-consuming and demands for huge amount of computation time and cost. Therefore, a much faster thermal model is required to estimate temperatures for loading profiles under multi-time scales, while the accuracy about the thermal coupling and distribution inside the module need to be maintained.

III. MODELING OF THERMAL IMPEDANCE NETWORK

A. Proposed Structure of 3D Thermal Impedance Network

In order to correctly represent the thermal coupling impact, a thermal model is needed which estimates self-heating as well as thermal coupling effects from other chips in critical layers. Indeed, this model should make a superposition of self-heating and thermal coupling effects. To this aim, the self-heating effects are modeled as conventional lumped RC networks for each intended locations on the chips. The RC networks start from chip, end in the cooling system and cover critical solder layers as well as cooling system. On the other hand, thermal couplings are modeled as voltage sources between layers and controlled by other chips. These additional sub-circuits include current source from the neighboring chip and thermal coupling impedance between two layers. The sub-circuits are powered by the other chip power loss heat source.

FEA is executed for two trials in which temperatures are monitored in both chips and critical layers and distributed points on each layer. Based on this, a 3D thermal lumped network is obtained which is shown in Fig. 7. For simplicity, only the thermal branches for \( i_2 \) and \( d_2 \) monitoring points are shown; the other branches follow the same rules. The thermal branches are extracted for the critical monitoring points from junction to chip solder \( Z_{th}(j - s_1) \), chip solder to baseplate solder \( Z_{le}(s_1 - s_2) \), baseplate solder to case \( Z_{le}(s_2 - c) \) case to Thermal Interface Material (TIM) \( Z_{le}(s_2 - TIM) \) and TIM

\[
\begin{align*}
&Z_{th}(j - s_1), \quad Z_{le}(s_1 - s_2), \quad Z_{le}(s_2 - c), \quad Z_{le}(s_2 - TIM), \quad \text{and TIM}.
\end{align*}
\]

Fig. 6. Transient temperature on selected monitoring points (see Fig. 5) and without considering the thermal coupling effect: \( i_2, i_5, i_8, d_2, d_5, d_8 \).
to cooling system $Z_{t_h(TIM - h)}$. $Z_{t_h}$ is the thermal impedance of each branch which will be described in section III.B. The thermal coupling effects are shown as controlled voltage sources, which are added to the self-heating sources.

In Fig. 7, $T^m_j$ and $T^d_j$ are the chip temperature at the monitoring point ‘m’, $T^s_1$ and $T^d_1$ are the chip solder temperature beneath the monitoring point ‘m’, $T^s_2$ and $T^d_2$ mean the baseplate solder temperature beneath the monitoring point ‘m’. $T_C$, $T_{TIM}$ and $T_h$ are case temperature, thermal interface material temperature and coolant temperature respectively. $Z_{th}^{im,dm}$ is the self-heating thermal impedance between the two layers and $Z_{th}^{im,dm-coup}$ is the coupling thermal impedance between two the two layers.

**B. Extraction of Elements in the 3D Thermal Network**

Roughly speaking, the temperature rise across the IGBT module is proportional to the power dissipation in both transient and steady-state [27]. The temperature rise in steady-state can be calculated applying thermal resistance, $R_{th}$, between the target point and the reference point. Similarly, the temperature in the dynamic state is calculated using the transient thermal impedance curve $Z_{th}(t)$ between the two mentioned points. The thermal resistance and thermal impedance equations are given by (1) and (2).

$$R_{th(a-b)} = \frac{T_a - T_b}{P_{self}}$$  

(1)
\[ Z_{\text{setf}}(t_a - t_b)(t) = \frac{T_a(t) - T_b(t)}{P_{\text{setf}}} \]  

(2)

where \( T_a \) and \( T_b \) are temperatures in two adjacent points and \( P_{\text{setf}} \) is the power losses which is generated in the same chip. Moreover the coupling thermal impedance can be written as (3).

\[ Z_{\text{coupl}}(t_a - t_b)(t) = \frac{T_a(t) - T_b(t)}{P_{\text{coupl}}} \]  

(3)

where \( P_{\text{coupl}} \) is the power losses which is generated in the neighbor chip. Typically, the power losses are not constant and also time dependent, so the temperature rise (\( \Delta T \)) of the device can be calculated by (4) \( [33] \).

\[ \Delta T(t) = \int_0^t P(\tau). dZ_{\text{th}}(t - \tau). d\tau \]  

(4)

where \( \Delta T(t) \) is the device temperature rise, \( P(\tau) \) is the power losses profile, \( Z_{\text{th}}(t - \tau) \) is the transient thermal impedance and \( \tau \) is the time of switching.

Indeed, in order to study the thermal coupling effects among the chips and to find the temperature rise in critical points such as solder layers, more detailed thermal impedances are needed. This information is essential for the optimized design of IGBT modules. To consider the self-heating and the thermal coupling effects, (2) and (3) can be rewritten in matrix form as (5.1):

\[
\begin{bmatrix}
T_1 \\
T_2 \\
\vdots \\
T_m
\end{bmatrix} =
\begin{bmatrix}
Z_{11} & Z_{12} & \cdots & Z_{1n} \\
Z_{21} & Z_{22} & \cdots & Z_{2n} \\
\vdots & \vdots & \ddots & \vdots \\
Z_{m1} & Z_{m2} & \cdots & Z_{mn}
\end{bmatrix}
\begin{bmatrix}
P_1 \\
P_2 \\
\vdots \\
P_m
\end{bmatrix}
+ \begin{bmatrix}
T_{\text{ref,1}} \\
T_{\text{ref,2}} \\
\vdots \\
T_{\text{ref,m}}
\end{bmatrix}
\]  

(5.1)

where \( T_i \) with \( i \in 1, \ldots, m \) is the monitoring point temperature, \( P_j \) with \( j \in 1, \ldots, n \) is the power losses on each chip, \( T_{\text{ref,m}} \) is the reference temperature at the monitoring point \( m \) and \( Z_{mn} \) is the coupling thermal impedance between the monitoring point \( m \) and the reference point \( i \). In particular, \( Z_0 \) is the self-heating thermal impedance. The expanded form of eq. (5.1) to the 3D thermal network can be written as eq. (5.2), where junction temperature, chip solder temperatures and baseplate solder temperature in the IGBT chip and diode chip can be calculated using the 3D thermal network.

Figure 8. Temperature responses to step power losses applied to the IGBT chip and diode chip and they are monitored in distributed locations and layers of the IGBT module.

The method used in this paper to extract thermal network is based on the extraction of transient thermal impedances from FEM analysis and transformation of these curves into equivalent thermal RC networks by using step response analysis. The RC networks can then be used in any circuit simulators like PSpice or PLECS to calculate temperatures. This will accelerate the simulation time with acceptable accuracy compared to the FEM analysis.

To extract the responses, a step power loss input is applied to each chip (T1 and D1) individually and the temperature responses from the intended monitoring points are extracted. If only the self-heating of the monitoring point is intended to be calculated, a step response analysis can be applied to extract the equivalent thermal RC network. If the thermal coupling effect is also needed to be taken into account, the transient thermal impedance for one node can be extracted by using the superposition principle as the summation of self-heated transient thermal impedance and coupling transient thermal impedances from the other chip (as another heat source). The methodology to find the thermal response of the IGBT module is detailed in the following:

1) The IGBT module geometry is drawn in FEM environment.

2) Step response analysis is performed for all chips, by applying the step power loss input to one single chip in a trial and then to monitor the temperature responses on the same...
chip and all other intended points on the other chip. The results are a series of curves, which are transient temperature responses. This process is illustrated in Fig. 8.

3) To obtain the self-heating transient thermal impedance between the vertical monitoring points, that means j to s1, s1 to s2, s2 to C, C to TIM and TIM to h, the extracted temperature curves in each monitoring point is subtracted from the adjacent vertical point and divided to the same chip power loss. As an example 1 self-heating thermal impedance between j and s1 can be calculated as:

\[
Z_{th(j-s1)}^{im} = \frac{T_{j}^{im} - T_{s1}^{im}}{P_{loss(IGBT)}}
\]

where \(im\) is the monitoring point on the IGBT chip in the corresponding monitoring layer and \(P_{loss(IGBT)}\) is the step power losses of IGBT chip.

To identify the coupling transient thermal impedance, the temperature difference between junction and heatsink on each monitoring point of a chip is measured, when the step power loss is applied to the other chip. Then the temperature difference will be divided to the power losses of the other chip. For example, the coupling thermal impedance between j and s1 at point (I, m) can be calculated as the following:

\[
Z_{th(j-s1)}^{im-\text{coup}} = \frac{T_{j}^{im} - T_{s1}^{im}}{P_{loss(diode)}}
\]

4) In order to apply the transient thermal impedance in the circuit simulator for temperature calculation, the transient thermal impedance curves in each scenario are curve-fitted mathematically using a sum of exponential functions as shown in (8) in order to obtain an equivalent thermal network to the transient impedance curve.

\[
Z_{th}(t) = \sum R_{th1}(1-e^{-t/T_{th1}/C_{th1}})
\]

where \(R_{th1}\) is the equivalent thermal resistance and \(C_{th1}\) is the equivalent thermal capacitance.

The equivalent RC network, which is used in this paper, is a Foster network that is highlighted in Fig. 7. It is worth to mention that in Foster networks, the voltages at the intermediate nodes do not have physical meaning and only the first and the last nodes are meaningful to the adjacent temperature monitoring points. The number of RC pairs are dependent on the accuracy of the fitted curve to \(Z_{th}(t)\). In this paper, the number of RC pairs varies from one layer to four layers depending on the fitted \(Z_{th}(t)\) curve. It is very important to note that, although the Foster network node voltages do not have any physical meaning, the first and last nodes are located in sub-layers of the 3D thermal network, therefore they assume a physical value.

C. Curve Fitting of Thermal Impedance Curve

The R and C values in the Foster network are mathematically calculated using fctool in MATLAB [38]. To this aim, first the time values and thermal impedance values in the thermal impedance curve are entered as two matrices. Also for better fitting operation, it is advised that in transient times more resolution of thermal impedance values being selected rather than the steady-state. The time steps selected for this work are shown in Fig. 9.

The curve fitting tool creates interpolation best fit based on the eq. (8). Curve fitting tool uses nonlinear least-squares formulation to fit the nonlinear model to data extracted from the thermal impedance curve. If the number of thermal impedance values is \(n\) and the number of time steps is \(m\), then the eq. (8) can be rewritten in a matrix form like a nonlinear model as shown in (9).

\[
y = f(X, \beta) + \varepsilon
\]

where \(y\) is an \(n\)-by-1 vector of responses, \(f\) is a function of \(\beta\) and \(X\), \(\beta\) is an \(m\)-by-1 vector of coefficients, \(X\) is the \(n\)-by-\(m\) design matrix for the model and \(\varepsilon\) is an \(n\)-by-1 vector of errors. To fit the data, an iterative approach is required that follows the following steps:

1) Fitting process starts with an initial estimation for each coefficient of eq. (9). For example random values on the interval [0, 1] are provided.

2) The fitting model creates the fitted curve for the current coefficients. The fitted response value \(\hat{y}\) is given by (10).

\[
\hat{y} = f(X, b)
\]

\(\hat{y}\) includes the calculation of the Jacobian of \(f(X, b)\) and represents as a matrix of partial derivatives of the coefficients. \(b\) is an \(m\)-by-1 vector of new coefficients.

3) The coefficients are adjusted and it is determined if the fitting is improved. The magnitude and direction of adjustment depend on the fitting algorithm. Since the coefficients of the fitted model (RC values) must be kept non-zero and upper limits are kept to 1000, the Trust-region algorithm is used to solve the problem. Trust-region algorithm can solve difficult nonlinear problems in a very efficient way rather than other methods.

4) The process is iterated by returning to step ‘2’ until the fitting process is modified properly. For this purpose, the sum of squares due to error (SSE) is considered as \(10^{-4}\) at most. The whole curve-fitting process can be found in MATLAB help documentation [38].

D. Limits and Extension of the Models

The presented thermal model is dependent on the boundary conditions of the studied geometry. As discussed before,
boundary conditions include ambient temperature, power losses and cooling system. It is widely shared that the ambient temperature does not affect the thermal behavior of power devices, so the IGBT module is assumed to be adiabatic from top and lateral sides. In addition, it has been proven in [39] that the loading conditions affect the accuracy of the thermal model which is due to the variation of thermal conductivities of materials in different temperatures. On the other hand, cooling conditions may affect the parameters of the thermal network. For example, if the cooling system heat transfer coefficient is increased, the heat flux spread reduces, which in turn leads to increased thermal impedance, especially in the baseplate. This phenomenon will reduce the heat spreading efficiency of the baseplate and heat transfer efficiency to the heat exchanger. So, the temperature difference between the junction and case and consequently the thermal resistance will be increased respectively. More discussion regarding boundary conditions effects on thermal impedance is presented in [39].

IV. MODEL VERIFICATION

A. FEM Verification

In this section, the presented thermal network is implemented and verified by a circuit simulator (PLECS) whose results will be compared with FEM results (ANSYS Icepak). In order to find the power loss profile, the IGBT module is loaded with a three-phase DC-AC Voltage Source Converter (2L-VSC). The circuit schematic of the converter is shown in Fig. 10 and the detailed converter specifications are listed in Table II. The IGBT/diode components and the other values in the Table II are typical values used in grid-side inverters for wind power application.

TABLE II
PARAMETERS OF CONVERTER SHOWN IN FIG. 10

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rated output active power</td>
<td>500 kW</td>
</tr>
<tr>
<td>Output power factor PF</td>
<td>1.0</td>
</tr>
<tr>
<td>DC bus voltage V_s</td>
<td>1100 VDC</td>
</tr>
<tr>
<td>*Rated primary side voltage V_p</td>
<td>690 V rms</td>
</tr>
<tr>
<td>Rated load current I_{load}</td>
<td>209 A rms</td>
</tr>
<tr>
<td>Fundamental frequency f_s</td>
<td>50 Hz</td>
</tr>
<tr>
<td>Switching frequency f_s</td>
<td>2 kHz</td>
</tr>
<tr>
<td>Filter inductance L_f</td>
<td>1.9 mH (0.2 p.u.)</td>
</tr>
<tr>
<td>IGBT module</td>
<td>1700V/1000A</td>
</tr>
</tbody>
</table>

* Line-to-line voltage in the primary windings of transformer.

The converter conditions presented in Fig. 10 and Table II are used to design the heat sources for the IGBT/diode chips. The power losses for the power semiconductor devices are the sum of conduction losses and switching losses. The conduction losses can be calculated by (11):

\[
P_{\text{condT/D-chip}}(t) = v_{ce/t-chip} \left( i_{\text{chip}}(t) \right) \cdot i_{\text{chip}}(t) \cdot D_{T/D}(t)
\]

where \( v_{ce/t-chip} \) is the conduction voltage of IGBT/diode, \( i_{\text{chip}}(t) \) is the mean current flowing in each chip, \( D_{T/D}(t) \) is the duty ratio for the IGBT or diode. The switching losses can be calculated as follows:

\[
P_{\text{swT/D-Ave}}(t) = f_s \cdot f_0 \int_0^{1/f_0} E_{\text{swT/D-chip}} \left( i_{\text{chip}}(t) \right) \cdot dt
\]

where \( E_{\text{swT/D-chip}} \) is the average switching energy for all IGBT or diode chips, which is a function of the current flowing in each chip. \( f_s \) is the switching frequency of the converter and \( f_0 \) is the fundamental frequency of the converter. The whole loss calculations are detailed in [40], and the instantaneous power losses generated on each IGBT and diode chip inside the module are shown in Fig. 11. It can be seen that under the specified operating conditions the power losses on the IGBT chip is significantly larger than the power losses generated on the diode chip.

The loss profile is applied to the thermal network as \( P_{\text{loss(IGBT)}} \) and \( P_{\text{loss(diode)}} \) and the case temperature is kept fixed around 88.8 °C as shown in Fig. 12. To model the cooling system, boundary conditions should be identified in FEM analysis. The cooling system in the experimental setup is a fixed temperature hotplate. A hot plate is not an efficient
cooling system since it is equivalent to a very high heat transfer coefficient and very low thermal resistance in the boundary of the baseplate and the heat exchanger [39]. The baseplate temperature is measured by means of thermocouple put in a heatsink hole and measuring the temperature in the closest location to the baseplate.

In the FEM simulation the equivalent heat transfer coefficient at the boundary of baseplate is adjusted to obtain the same temperature of the experiment. The heat transfer coefficient is a function of thermal resistance and the heat conduction area:

\[ h = \frac{1}{R_{th} \cdot A} \]  

(13)

where \( h \) is the heat transfer coefficient at the boundary of baseplate and hotplate, \( R_{th} \) is the baseplate to hotplate thermal resistance and \( A \) is the effective heat conduction area between the baseplate and hotplate. From eq. (1), eq. (13) can be rewritten as:

\[ h = \frac{P_{loss}(IGBT) + P_{loss}(diode)}{(T_{baseplate} - T_{hotplate}) \cdot A} \]  

(14)

The total power losses of the IGBT chip and the diode chip from the experiment is 1666 W, \( T_{baseplate} - T_{hotplate} = 88.8 - 88 = 0.8 \degree C \), and \( A = 0.02 \text{ m}^2 \). The equivalent heat transfer coefficient is obtained approximately as 100,000 W/m². With this boundary condition, the FEM simulation is performed to extract the 3D thermal network RC elements.

The temperature responses on \( t_2 \), \( t_5 \) and \( t_8 \) on the IGBT chip (as previously described on Fig. 5) are shown in Fig. 13.(a) and Fig. 13.(b). It can be seen that the presented method and the FEM results well track each other. The highest error is 1.3% for \( t_2 \), \( t_5 \) monitoring point. It is worth to observe that the temperatures on \( t_2 \) and \( t_8 \) are very close to each other that shows no significant thermal coupling effect from the diode chip to the IGBT chip. The temperature responses on \( d_2 \), \( d_5 \) and \( d_8 \) on the diode chip are given in Fig. 14.(a) and Fig. 14.(b). It clearly appears that \( d_2 \) is the hottest point – even higher than \( d_5 \) – which shows a higher thermal coupling effect not only from the IGBT chip but also from other chips on the DCB.

To validate the 3D thermal network for other loads, another load profile is applied to the chips. The adopted load profile is given in Fig. 15. The solder temperatures for the monitoring points \( t_2 \), \( t_5 \) and \( t_8 \) are given Fig. 16.(a) and Fig. 16.(b). The maximum error between two simulation methods is 1.5% for \( t_2 \), \( t_5 \). The results verify that the presented thermal network model is valid for different load levels.

Table III shows the computer specifications and computational time needed for simulating the presented model and FEM model. It can be seen that the simulation time for the presented thermal network is significantly faster than the FEM analysis. However, one could argue that the time needed to extract the thermal network and implementation in the circuit simulator is longer than FEM model setup. It is worth to point out that to extract the 3D thermal network, the FEM simulation is just run for two simple trials with step power losses as stimuli. Afterwards, the model can be used for any long-term load profile without further FEM simulations.

Fig. 13. IGBT chip solder temperatures on monitoring points \( t_2 \), \( t_5 \) and \( t_8 \) for loss profile given in Fig. 11 and the baseplate fixed to 88 \degree C: a) Simulated thermal model in PLECS; b) Simulated FEM model in ANSYS Icepak.

Fig. 14. Diode chip solder temperatures on monitoring points \( d_2 \), \( d_5 \) and \( d_8 \) for loss profile given in Fig. 11 and the baseplate fixed to \( = 88 \degree C \); a) Simulated thermal model in PLECS; b) Simulated FEM model in ANSYS Icepak.
Calculation of multi-layer temperature under the chips is one of the major contributions of the 3D thermal network approach which is not possible to be calculated from manufacturer datasheet or direct measurements due to inaccessible sub-layers. Therefore, the advantage of fast simulation is significant in case of very long load profile (e.g. a year load profile) and fast life-time estimation is needed based on temperature swings in the junction and sub-layers.

To compare the results of presented 3D thermal network model in PLECS with FEM model in ANSYS Icepak, the errors are given in percent for the average temperature differences between two models on selected monitoring points in Table IV. As it can be seen the highest error is for \( d_8 \) monitoring point (2.36\%) for the loss profile given in Fig. 11. Also, the lowest error is for monitoring point \( i_8 \) (0.02\%) for the loss profile given in Fig. 15.

### B. Experimental Verification

In this section, the simulated temperatures extracted from the 3D thermal model are compared with the measurements from the experimental setup. The test setup featured with the IR camera is shown in Fig. 17. An opened and black-painted
IGBT module is being tested in a full bridge test circuit whose schematic is shown in Fig. 18. The upper chip pairs in the IGBT module under test are shown as DUT H and the lower chip pairs are shown as DUT L. The test circuit specifications are given in Table V. An online temperature measurement is performed by infrared thermal camera at every five minutes in normal operating conditions to prevent oversized data collection. A hot plate is mounted under the baseplate with temperature fixed to 88 °C ± 0.5 °C throughout the test. The infrared thermal image of one DCB section of IGBT module is shown in Fig. 19. To validate the presented model, similar monitoring points as the 3D thermal networks are considered on the surface of the IGBT chip and the diode chip. The monitoring points should be considered between the bond-wires and be on the chip surfaces to prevent false bond-wire temperatures instead of chip temperature.

The instantaneous power losses which are generated in each IGBT chip and diode chip are shown in Fig. 20. The power losses are calculated using the method mentioned in [40]; where the temperature feedbacks to the loss calculation are considered. The temperature curves for three monitoring points on the IGBT chip including i1, i2 and i3 are shown in Fig. 21. These monitoring points are selected since they are in the side of IGBT chip close to diode chip and suitable to validate the model in the case of high thermal coupling effects. The temperature curves are compared with the proposed thermal model, FEM simulation and experimental measurement. The amount of peak-to-peak temperature error between the results by simulated model and experimental tests are 3%, 6% and 8% for i1, i2 and i3 respectively. But the simulated model results are consistent with the FEM simulation results with errors less than 1%. Therefore the obtained 3D thermal network shows satisfactory performance in comparison with FEM and experimental result.

V. APPLICATION OF 3D THERMAL NETWORK FOR LONG-TERM MISSION PROFILES

In order to show the application of proposed 3D thermal network in long-term thermal dynamics, real-field mission profiles from wind power system are selected and applied to
the converter system specified in Table II. Fig. 22(a) presents a yearly load profile in steps of one hour, IGBT and diode power losses as well as junction, chip solder and baseplate solder temperatures underneath the i2 monitoring point are also shown. The simulation time for this mission profile was 80 minutes with the laptop system given in Table III. It is worth to point out that the FEM simulation was not capable to implement the yearly mission profile due to the memory overload of the computer systems.

Moreover, an hourly load profile with the steps of one second was applied to the IGBT module and 3D thermal network was used to identify temperatures at junction, chip solder and baseplate solder beneath monitoring point i2. Fig. 23 presents the results for the hourly load profile. The simulation time needed for this mission profile was 30 minutes with the laptop system. Using FEM simulation for the same mission profile, it took 2 days to get the same temperature result.

VI. CONCLUSIONS

In this paper, a detailed 3D thermal model of IGBT modules has been presented. The proposed thermal network contains the self-heating and thermal coupling between the chips as well as multi-locations and multi-layer thermal behaviors of the IGBT module. The lumped RC elements of thermal network are extracted by step response analysis of FEM model in different loading and cooling conditions. The extracted temperature step responses are modeled as self-heating and thermal coupling Foster networks by accurate curve fitting process. The presented thermal model is verified by a circuit simulator, FEM and experimental setup. The model is highly consistent with the FEM model and show low errors compared to experimental results. Moreover, the 3D thermal network estimates the temperatures in critical layers of IGBT module such as solders. The thermal model has been used with one-year and one-hour wind power mission profiles for fast and accurate temperature calculations in critical locations. In summary, the presented thermal model is appropriate to be applied in all circuit simulators for long-term dynamic load profiles. The fast temperature calculation can help the power electronic designer to evaluate the reliability of the IGBT module in real-field mission profiles and real converter operating conditions in a very fast and accurate way.

REFERENCES


Amir Sajjad Bahman (S’08) received the B.Sc. degree from Iran University of Science and Technology, Iran in 2008 and M.Sc. degree from Chalmers University of Technology, Sweden in 2011 both in electrical engineering. He is currently perusing the Ph.D. degree at the Department of Energy Technology, Aalborg University, Denmark. His current research interests include reliability, modeling and application of power electronics in renewable energy systems.
Ke Ma (S'09-M'11) received the B.Sc. and M.Sc. degrees in electrical engineering from the Zhejiang University, China in 2007 and 2010 respectively. He received the Ph.D. degree from the Aalborg University, Denmark in 2013, where he became a Postdoc in 2013 and became an Assistant Professor in 2014. His current research interests include the power electronics and reliability in the application of renewable energy systems.

Pramod Ghimire received his ME in Electrical and Electronic engineering from University of Canterbury, New Zealand in 2009. He worked as a Graduate Power Electronic engineer at Whisper Tech Limited, New Zealand and as a Senior Electrical Engineer at KAPEG, Nepal until 2012. He is currently working as a PhD under CORPE project framework at Department of Energy Technology, Aalborg University where he focuses on real time ageing monitoring and reliability tests for high power electronics under field working conditions. His research interests include real time measurements and testing, power converters, power electronics in renewable energy etc.

Francesco Iannuzzo (M ’04, SM ’12) earned his M.Sc. (laurea) degree cum laude in 1997 and his Ph.D. degree in Electronics and Information Engineering from the University of Naples, Italy, in 2001, with a study on the reliability of power MOSFETs during diode operations. He is primarily specialized in the field of power device modelling. He has been Researcher since 2000 with University of Cassino, Italy, where he became Aggregate professor in 2006 and he is currently Associate professor since 2012. In 2014 he got a contract as professor in Reliable Power Electronics at the Aalborg University, Denmark, where he is also part of CORPE (Center Of Reliable Power Electronics, http://www.corpe.et.aau.dk). He is author or co-author of more than 100 publications on journals and international conferences and one pending patent on an innovative inverter topology for very compact, galvanic-isolated auxiliary power supply for heavy trains. He has given a number of tutorials and invited speeches in the field of robustness of power devices at first conferences like EPE and SEMICON. His research interests are in the field of reliability of power devices, including against cosmic rays, power device failure modelling and testing of power modules up to MW-scale under extreme conditions, like overvoltage, overcurrent and over-temperature.

Prof. Iannuzzo was the Technical Programme Committee co-Chair in two editions of ESREF, the European Symposium on Reliability and Failure analysis. He is a senior member of the IEEE (Reliability Society, Industrial Electronics Society and recently Industry Applications Society) and of AEIT (Italian Electric, Electronic and Telecommunication Association). He permanently serves as expert and peer reviewer for several conferences and journals in the field, like: APEC, ECCE, ESREF, IECON, Microelectronics Reliability, IEEE Transactions on Industrial Electronics, Transactions on Industrial Informatics and Transactions on Power Electronics.

Frede Blaabjerg (S’86–M’88–SM’97–F’03) was with ABB-Scandia, Randers, Denmark, from 1987 to 1988. From 1988 to 1992, he was a Ph.D. Student with Aalborg University, Aalborg, Denmark. He became an Assistant Professor in 1992, an Associate Professor in 1996, and a Full Professor of power electronics and drives in 1998. His current research interests include power electronics and its applications such as in wind turbines, PV systems, reliability, harmonics and adjustable speed drives. He has received 15 IEEE Prize Paper Awards, the IEEE PELS Distinguished Service Award in 2009, the EPE-PEMC Council Award in 2010, the IEEE William E. Newell Power Electronics Award 2014 and the Villum Kann Rasmussen Research Award 2014. He was an Editor-in-Chief of the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2006 to 2012. He has been Distinguished Lecturer for the IEEE Power Electronics Society from 2005 to 2007 and for the IEEE Industry Applications Society from 2010 to 2011. He is nominated in 2014 by Thomson Reuters to be between the most 250 cited researchers in Engineering in the world.