A Synchronization Scheme for Single-Phase Grid-Tied Inverters under Harmonic Distortion and Grid Disturbances
Hadjidemetriou, Lenos; Yang, Yongheng; Kyriakides, Elias; Blaabjerg, Frede

Published in:
IEEE Transactions on Power Electronics

DOI (link to publication from Publisher):
10.1109/TPEL.2016.2581019

Publication date:
2017

Document Version
Accepted author manuscript, peer reviewed version

Link to publication from Aalborg University

Citation for published version (APA):

General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

Users may download and print one copy of any publication from the public portal for the purpose of private study or research.

Users may not further distribute the material or use it for any profit-making activity or commercial gain.

Users may freely distribute the URL identifying the publication in the public portal.

Take down policy
If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.
Abstract—Synchronization is a crucial aspect in grid-tied systems, including single-phase photovoltaic inverters, and it can affect the overall performance of the system. Among prior-art synchronization schemes, the Multi Harmonic Decoupling Cell Phase-Locked Loop (MHDC-PLL) presents a fast response under grid disturbances and high accuracy under harmonic distortions. However, major drawbacks of the MHDC-PLL include increased complexity and inaccurate response under non-nominal frequencies, which may occur in practical applications. Thus, this paper proposes strategies to address these issues. At first, a novel re-formulation of an equivalent decoupling cell is proposed for reducing the implementation complexity, and then a frequency adaptive quadrature signal generator for the MHDC-PLL is proposed to enable an accurate response even under non-nominal frequencies. Simulation and experimental results are provided, which show that the proposed synchronization (i.e., the frequency adaptive MHDC-PLL) can achieve a fast and accurate response under any grid disturbance and/or severe harmonic conditions.

Index Terms—Harmonic distortion, grid disturbance, inverters, phase-locked loops, photovoltaics, power quality.

I. INTRODUCTION

The integration of rooftop photovoltaic (PV) systems has rapidly increased in recent years, where a single-phase configuration is preferable. Such single-phase PV systems employ grid-side power electronic inverters to properly inject the produced energy into the power grid [1], as it is exemplified in Fig. 1. The inverter controller ensures a proper operation of the grid-tied PV systems [1]-[5]. The inverter controller is based on a synchronization unit, an active (P) and reactive (Q) power controller, a current controller and a Maximum Power Point Tracking (MPPT) algorithm. As shown in Fig. 1, the synchronization unit is a crucial part of the inverter controller, since it can affect the inverter controllers and as a result the entire system operation.

The synchronization unit is usually performed by a Phase-Locked Loop (PLL) algorithm and it is responsible for a fast and accurate estimation of the grid voltage and phase angle at the Point of Common Coupling (PCC) under any grid condition (e.g., voltage sags). A fast synchronization enables a proper dynamic performance of the inverter, which is essential for providing Fault Ride Through (FRT) support under low-voltage grid faults and is required by the grid regulations [6], [7]. It should be noted that Japan [8] and Italy [9] have already issued FRT regulations even for low power applications. Moreover, the accuracy of the synchronization against voltage harmonic distortions can benefit the power quality of the PV system as it is discussed in [10]. Thus, it is vital to propose an advanced PLL scheme in terms of fast and good dynamic response under grid faults as well as high robustness against harmonics in these applications.

In the prior-art work, several advanced synchronization methods can be found. An Inverse Park Transformation (IPT) based PLL has been presented in [11] and [12]; a Second Order Generalized Integrator (SOGI) based PLL scheme (SOGI-PLL) has been proposed in [12], [13]; and a SOGI based Frequency-Locked Loop (SOGI-FLL) was suggested in [14], [15]. These three synchronization methods present fast dynamics under grid disturbances and great immunity against high-order harmonics due to the second-order band- or low-pass filtering characteristics. Unfortunately, the second-order filtering characteristics are not adequate to completely eliminate the effect of low-order harmonics as proven in the benchmarking of [13] and in the studies of [14], [16]. A synchronization scheme, named Enhanced PLL (EPLL) is proposed in [2], [12] based on adaptive filtering. In this case, the dynamic response of the synchronization is affected compared to the SOGI-PLL [12], [13] and the immunity against low- and high-order harmonics is poor according to the benchmarking of [13]. Additionally, two very interesting PLL schemes have been proposed in [17] – specifically, the Non-frequency dependent Transfer Delay PLL (NTD-PLL) and the

![Fig. 1. Structure of a single-phase grid-tied inverter and its controller with a synchronization unit.](image-url)
Enhanced Transfer Delay PLL (ETD-PLL). These synchronization schemes use small signal analysis to modify the transfer delay units required for the synchronization and to insert compensator gains in order to improve the overall PLL performance. As a result, a significant improvement is achieved on the synchronization response, especially in case of ETD-PLL however, it is not possible to completely eliminate the inaccuracies caused by harmonics as it is shown in [17]. The inaccuracies of the prior mentioned synchronization schemes against low-order harmonics can affect the power quality of the grid-tied inverter, since the synchronization information is typically employed throughout the entire control system (e.g., reference frame transform).

Consequently, in order to improve the robustness against low-order harmonic distortions, synchronization techniques based on adaptive or notch filtering techniques [18], [19], solutions using repetitive and multi-resonant controllers [20], and schemes based on Moving Average Filters (MAF) [21], [22] have been proposed in literature. It is to be noted that the use of filtering techniques for improving the harmonic robustness is usually achieved at the cost of the dynamic response of the corresponding synchronization, as it is demonstrated in [10] for the case of the MAF-based PLL. Furthermore, a method for adjusting the PLL bandwidth-tuning is suggested in [23] in order to improve the harmonic immunity, but the tuning of the PLL can directly slow the response of the synchronization, being the major drawback of this solution.

An interesting PLL scheme is proposed in [24], [25], based on a novel Multi Harmonic Decoupling Cell (MHDC) techniques, which can achieve an accurate performance under harmonic distortions without affecting its dynamic responses. Major disadvantages of the MHDC-PLL are, however, the increased complexity in terms of heavy computation burden and the inaccurate response under non-nominal frequencies (e.g., a frequency jump).

In light of the above issues, this paper aims to address the major issues for the MHDC-PLL system and thus to improve the performance by proposing a frequency adaptive MHDC-PLL. In Section II.A, a frequency adaptive Quadrature Signal Generator (QSG) is developed to enable an accurate response under non-nominal frequencies. In Section II.B, the MHDC is reformulated in such way to achieve an equivalent fast and accurate performance under harmonic distortion and grid disturbances, but with a decrease in complexity and required processing time. Finally, in Section II.C, the development of the frequency adaptive MHDC-PLL is presented. A performance analysis and a complexity assessment of the proposed synchronization scheme is performed in Section III, while Section IV demonstrates simulation and experimental results of the proposed frequency adaptive MHDC-PLL. Finally, conclusions are drawn in Section V.

II. FREQUENCY ADAPTIVE MHDC-PLL

The MHDC-PLL proposed in [24], [25] employs a QSG unit to generate the in-quadrature voltage vector \( \mathbf{v}_{\alpha\beta} \) that is free of high-order harmonics, the MHDC to dynamically decouple the effect of low-order harmonics, and the \( \mathbf{dq} \)-PLL algorithm to estimate the phase angle of the fundamental voltage component \( v^* \). The MHDC-PLL of [24], [25] suffers from the increased implementation complexity of the MHDC and the non-ideal or unsatisfactory responses of the QSG under frequency changes as it has been observed in [13]. Hence, the following propose schemes to address these issues.

A. Frequency Adaptive Quadrature Signal Generator (QSG)

The QSG of the MHDC-PLL in [24], [25] is based on a combination of an IPT structure to cancel out the high-order harmonics and a T/4 delay unit, where \( T \) is the nominal period of the grid voltage, to generate the in-quadrature voltage vector (i.e., \( \mathbf{v}_{\alpha\beta} \)). The IPT method is based on a forward Park’s transformation, on a low-pass filter \( \omega_{IP} (s + \omega_{IP}) \), and on a backward Park’s transformation as described in [24]. It should be noted that the IPT method is not used for the in-quadrature vector \( \mathbf{v}_{dq} \) generation, since the filtering effect of IPT on \( \mathbf{v}_a \) and \( \mathbf{v}_b \) is different. Thus, a more complicated design of the MHDC is required for cancelling out the low-order harmonics. Here, the IPT is only used for filtering the high-order harmonics of the grid voltage \( \mathbf{v}_s \). Therefore, the voltage \( \mathbf{v}_a \) is free of high-order harmonics and then a T/4 delay unit is used for generating the in-quadrature voltage vector \( \mathbf{v}_{\alpha\beta} \).

The T/4 delay unit of [24], [25] can accurately be performed in a digital controller, only when the ratio between the sampling frequency (denoted as \( f_s \)) and the grid frequency \( f_{grid} \) is an integer. Therefore, in the case where the ratio (i.e., \( f_s/(4f_{grid}) \)) is an integer, the in-quadrature voltage vector \( \mathbf{v}_{\alpha\beta} \) can equivalently be expressed in the continuous- and in the discrete-time domains as,

\[
\begin{align*}
\text{Continuous-time} & \rightarrow \mathbf{v}_{\alpha\beta}(t) = \begin{bmatrix} v_a(t) \\ v_b(t) \end{bmatrix} = \begin{bmatrix} v_a(t) \\ v_a(t-T/4) \end{bmatrix} \\
\text{Discrete-time} & \rightarrow \mathbf{v}_{\alpha\beta}(k) = \begin{bmatrix} v_a(k) \\ v_b(k) \end{bmatrix} = \begin{bmatrix} v_a(k) \\ v_a(k-f_s/4f_{grid}) \end{bmatrix}
\end{align*}
\]

where \( k \) is the sampling instant. Unfortunately, in the case where the ratio \( f_s/(4f_{grid}) \) is not an integer, the T/4 delay unit of [24], [25] can only approach the closest sample (denoted as \( k_{round} \)) to the T/4 delayed signal, where \( k_{round} \) is the rounding value of \( f_s/(4f_{grid}) \). Hence, when the grid frequency varies, the generated discrete-time voltage \( v_{\alpha\beta}(k) \) can present a phase shift error \( \Delta \phi \) from its desired continuous-time signal \( v_{\alpha\beta}(t) \) as explained by,

\[
v_{\beta}(k) = v_a(k-k_{round}) \Leftrightarrow v_{\beta}(t) = v_a(t-T/4+\Delta \phi).
\]

In the worst case scenario, the phase error \( \Delta \phi \) is equal to 180\( f_{grid}/f_s \). For example, when \( f_s = 10 \text{ kHz} \) and \( f_{grid} = 49.505 \text{ Hz} \), the phase error can reach 0.89 degrees, since the sample \( v_a(k-f_s/(4f_{grid})) = v_a(k-50.5) \) can only be approximated by the closest integer-order delayed sample in the digital controller, which is corresponding to \( v_a(k-51) \). Such a phase shift error on the in-quadrature voltage vector \( \mathbf{v}_{\alpha\beta} \) will cause significant oscillations (errors) on the voltage signals expressed in the synchronous reference frame. As a result, undesired inaccuracies on the synchronization signals will be raised. A straightforward way to overcome this issue is to use a variable sampling rate as discussed in [26] to ensure that the delay \( f_s/(4f_{grid}) \) is always an integer under any grid frequency. However, in such grid-tied inverter applications, the variable
sampling rate is usually not a feasible option, due to several restrictions on the controller design.

Hence, a novel frequency adaptive implementation of the T/4 delay unit is introduced in the following to enable an accurate operation of the MHDC-PLL under any grid frequency. The proposed frequency adaptive T/4 delay unit is developed in a digital controller by splitting the T/4 delay unit (i.e., \(z^{-\phi_0\text{grid}/4}\)) into an integer order delay (\(z^P\)) and a fractional order delay (\(z^F\)) as given in (3) and shown in Fig. 2.

For the example of the previous paragraph, the value of \(v_d(k, f_s/4f_{grid}) = v_d(k, 50.5)\) will be approximated by splitting the real delay into an integer order delay (\(z^P = z^{50}\)) and a fractional order delay (\(z^F = z^{0.5}\)). Then, the integer order delay is directly available by the digital controller as an integer order delayed sample (\(z^P\)), while the fractional order delay (\(z^F\)) is approximated using the Lagrange interpolation polynomial finite-impulse-response filter \([27]\) as,

\[
z^{-F} \approx \sum_{i=0}^{N_D} D_l \cdot z^{-l} = D_0 \cdot z^{-0} + D_1 \cdot z^{-1} + \ldots + D_{N_D} \cdot z^{-N_D};
\]

where: \(D_l = \prod_{i=0}^{N_D} \frac{F - i}{l - i}\) and \(l = 0, 1, 2, \ldots, N_D\).

Now, according to \([27]\), a very accurate approximation can be achieved by setting the Lagrange interpolation polynomial order (\(N_D\)) as \(N_D = 3\). Thus, the coefficients \(D_l\) used in this approximation are given by,

\[
\begin{aligned}
D_0 &= -\frac{1}{6}(F-1)(F-2)(F-3), \\
D_i &= \frac{1}{6}F(F-2)(F-3), \\
D_2 &= -\frac{1}{6}(F-1)(F-2)(F-3), \\
D_3 &= +\frac{1}{6}(F-1)(F-2)(F-3).
\end{aligned}
\]

Hence, the frequency adaptive T/4 delay unit is developed in the digital controller according to (3)-(5) and is presented in Fig. 2 in order to generate the in-quadrature voltage vector \(v_{a\beta}\), which is as a consequence also frequency adaptive. The discrete-time voltage \(v_{\phi}(k)\) can accurately estimate the continuous-time voltage \(v_{\phi}(t) = v_{d}(t-T/4)\) due to the Lagrange interpolation and thus, the use of the adaptive T/4 delay on the structure of the proposed frequency adaptive MHDC-PLL (as shown in Fig. 3) can enable an accurate synchronization under a varying grid frequency.

**B. Reformulation of the MHDC for Complexity Reduction**

The decoupling network (i.e., MHDC) of \([24], [25]\) can achieve a dynamic cancellation of the low-order voltage harmonics and hence a fast and accurate synchronization can be ensured under any grid condition (e.g., grid faults and high harmonic distortion). Another major disadvantage of the MHDC of \([24], [25]\) is the increased complexity (processing burden) of the decoupling network, which may be sufficiently high in such real-time applications. Hence, a re-formulation of the decoupling network is proposed in the following in order to minimize the required processing time of the algorithm and still to achieve an exact equivalent response with the conventional MHDC \([24], [25]\). The complexity minimization is achieved by re-designing the decoupling network in the stationary reference frame (\(a\beta\)-frame) instead of performing this in each synchronous reference frame (\(dq^*\)-frame) as it has initially been proposed in \([24], [25]\).

The re-design of the decoupling network for dynamically cancelling out the low-order harmonics requires the analysis of the grid voltage under high harmonic distortion. As already proved in \([24]\), the QSG is filtering out only the high-order harmonics (due to the IPT) and then it generates the voltage \(v_{\phi}\) component by delaying the voltage \(v_{a}\) for a period of \(T/4\). Thus, under harmonic distorted conditions, the vector \(v_{a\phi}\) can be expressed as a summation of the fundamental component (\(n = 1\)) and of the low-order harmonics (\(n = 3, 5, 7, 9, 11, 13, \ldots\)), as given by,

\[
v_{a\phi} = v_{a1\beta} + v_{a3\beta} + v_{a5\beta} + \ldots = V^1 \left[ \cos(\omega t + \theta_1) \right] + \sum_{n=3,5,7,\ldots} V^n \left[ \cos(n \omega t + \theta_n) \right] \tag{6}
\]

where \(V^n\) and \(\theta_n\) represent the amplitude and the initial phase angle of each voltage component respectively and \(\omega\) is the angular grid frequency. Based on the QSG of the MHDC-PLL \([24], [25]\) and by using basic trigonometric identities, (6) can be analyzed into,

\[
v_{a\beta} = \sum_{n=1,3,5,7} V^n \left[ \cos(sgn(n) \cdot n \omega t + \theta_n) \right] \tag{7}
\]

where \(sgn(n) = \left\{ \begin{array}{ll} +1 & \text{for } n = 1, 5, 9, 13, \ldots \\ -1 & \text{for } n = 3, 7, 11, \ldots \end{array} \right\}\)

Hence, the frequency adaptive T/4 delay unit is developed in the digital controller according to (3)-(5) and is presented in Fig. 2 in order to generate the in-quadrature voltage vector \(v_{a\beta}\), which is as a consequence also frequency adaptive. The discrete-time voltage \(v_{\phi}(k)\) can accurately estimate the continuous-time voltage \(v_{\phi}(t) = v_{d}(t-T/4)\) due to the Lagrange interpolation and thus, the use of the adaptive T/4 delay on the structure of the proposed frequency adaptive MHDC-PLL (as shown in Fig. 3) can enable an accurate synchronization under a varying grid frequency.
It should be pointed out that the cross component is actually achieved since all the voltage components can be expressed in a synchronous reference frame rotating with a speed \((\omega m)\) and should be set to \(2\pi/50/3\) rad/s according to the theoretical analysis in [24]. Finally, the filtered estimation vector \(v_{a\beta}^m\), required by (9) to develop the decoupling network, can be calculated based on Park’s transformations and is given by,

\[
v_{a\beta}^m = \bar{v}_{a\beta} - \sum_{m \neq n} T_{dq^{sgn(m)m}} [F(s)] T_{dq^{sgn(m)m}} v_{a\beta}^m
\]  

(12)

When submitting (10) to (11) and then (11) to (12), (9) can be re-written as,

\[
v_{a\beta}^m = \bar{v}_{a\beta} - \sum_{m \neq n} T_{dq^{sgn(m)m}} [F(s)] T_{dq^{sgn(m)m}} v_{a\beta}^m
\]  

(13)

Finally, (13) is the cornerstone of the proposed decoupling network (improved MHDC) as shown in Fig. 3. Hence, the multiple use of (13) for \(n = 1, 3, 5, 7, \ldots\) in a cross feed-back decoupling network enables a dynamic estimation of each voltage component \(v_{a\beta}^m\). It should be pointed out that the cross feed-back network is required to dynamically eliminate the coupling effect between the fundamental voltage component and all the significant low-order harmonic components. It is important to mention that the improved MHDC can achieve an exact equivalent performance with the MHDC in [24], [25], but the complexity of the improved MHDC is significantly decreased, as it will be proved in Section III.

C. Development of the Frequency Adaptive MHDC-PLL

The proposed frequency adaptive MHDC-PLL can now be developed based on the adaptive QSG (as described in Section II.A), the improved MHDC (as described in Section II.B) and on the \(dq\)-PLL algorithm [28] for estimating the phase angle of the grid voltage as shown in Fig. 3. All the design parameters for developing the proposed frequency adaptive MHDC-PLL are summarized in Table I. The new frequency adaptive MHDC-PLL can achieve a fast and accurate synchronization under any grid disturbance and under highly harmonic distortion. The complexity of the synchronization has been significantly decreased compared to the MHDC-PLL of [24], [25], as it will be proved in Section III.

The adaptive QSG is based on the IPT method in order to filter out the high-order harmonics and then the proposed frequency adaptive T/4 delay unit is used to generate the voltage vector \(v_{a\beta}\). The proposed frequency adaptive method

\[
\bar{v}_{a\beta} = v_{a\beta} - \sum_{m \neq n} T_{dq^{sgn(m)m}} [F(s)] T_{dq^{sgn(m)m}} v_{a\beta}^m
\]  

(11)

according to,

\[
v_{a\beta}^m = T_{dq^{sgn(m)m}} \begin{bmatrix} v_{d^{sgn(m)m}} \\ v_{q^{sgn(m)m}} \end{bmatrix} = \begin{bmatrix} T_{dq^{sgn(m)m}} \\ T_{dq^{sgn(m)m}} \end{bmatrix} v_{a\beta}^m \text{, where:}
\]

\[
T_{dq^{sgn(m)m}} = \begin{bmatrix} \cos(sgn(m)\omega m) & \sin(sgn(m)\omega m) \\ -\sin(sgn(m)\omega m) & \cos(sgn(m)\omega m) \end{bmatrix}
\]

It should be noted that each vector \(v_{dq^{sgn(m)m}}^m\) is actually described as a DC/non-rotating vector, since both the \(dq^{sgn(m)m}\) frame and the \(m\) voltage component are rotated with the same \(sgn(m)\omega m\) speed. Therefore, an equivalent filtering can now be achieved since all the voltage components can be expressed as non-rotating vectors according to (10). Therefore, the filtered estimation vector \(v_{dq^{sgn(m)m}}^m\) expressed in a corresponding \(dq^{sgn(m)m}\) frame is generated by filtering the corresponding estimation vector component \(v_{dq^{sgn(m)m}}^m\).

![Fig. 3. Detailed structure of the proposed frequency adaptive MHDC-PLL.](image)

**TABLE I. DESIGN PARAMETERS OF FREQUENCY ADAPTIVE MHDC-PLL.**

<table>
<thead>
<tr>
<th>IPT unit</th>
<th>Filtering parameter (\omega_{f2} = 2\pi f_2\sqrt{2}) rad/s</th>
</tr>
</thead>
<tbody>
<tr>
<td>Adaptive T/4 delay</td>
<td>Language interpolation order (N_{lp} = 3)</td>
</tr>
<tr>
<td>Improved MHDC</td>
<td>Multiple use of (13) for (n = 1, 3, 5, 7, 9, 11, 13)</td>
</tr>
<tr>
<td>Filtering parameter</td>
<td>(\omega_{f2} = 2\pi f_2\sqrt{2}) rad/s</td>
</tr>
<tr>
<td>(dq)-PLL</td>
<td>Tuning parameters (K_s = 92, T_s = 0.000235)</td>
</tr>
</tbody>
</table>
overcomes the inaccuracies under non-nominal frequency caused by the initial QSG used in [24], [25] and thus, an accurate operation can be achieved under any grid frequency.

Then, the in-quadrature voltage \( v_{qf} \) is fed on the proposed improved MHDC as shown in Fig. 3, in order to dynamically cancel out the effect of the low-order harmonics with minimized computation burden. For a proper design of the improved MHDC, it is first necessary to define the number of harmonic-orders that are considered and eliminated by the decoupling network. An investigation is performed on the accuracy of the frequency adaptive MHDC-PLL under the worst-case voltage harmonic distortion according to EN50160 standards (see HC3 in Table II). The investigation shows that a very accurate synchronization (error in phase angle estimation \( \theta_{error} = \theta_{ref} - \theta' \) less than 0.00035 rad) can be achieved, when the improved MHDC is designed for \( N = 7 \), considering the fundamental \( n = 1 \) and the effect of the six most significant harmonic components \( n = 3, 5, 7, 9, 11, 13 \) in single-phase systems. The effect of the higher order harmonics is minimized due to the second-order band-pass filtering characteristics of IPT as mentioned in [24]. Therefore, the decoupling network of the frequency adaptive MHDC-PLL is designed for \( N = 7 \) as shown in Fig. 3 in order to achieve an accurate synchronization under any harmonic distorted grid conditions. Thus, the fast and accurate estimation of the fundamental voltage component \( v_{dq}^{1} \) expressed in the dq-frame is enabled by the improved MHDC. This estimation voltage vector is free of any low- and high-order harmonics and therefore, the conventional dq-PLL algorithm can be used to accurately estimate the phase angle and the amplitude of the grid voltage, as demonstrated in Fig. 3.

The conventional dq-PLL system [28] is a closed-loop synchronization system, which aims to force the per unit \( v_{d} = v_{dq}^{1} \) to track zero. The synchronization algorithm is based on a Proportional-Integral (PI) controller, whose transfer function is given by \( k_{p}+1/(T_{i}s) \), with \( k_{p} \) and \( T_{i} \) being the controller parameters. Therefore, based on a linearized small signal analysis, the transfer function of the PLL is given by the second order transfer function of (14), where it is obvious that the tuning parameters \( (k_{p} \) and \( T_{i} \)) can affect the response of the synchronization unit.

\[
\frac{\theta'}{\theta} = \frac{k_{p} \cdot \frac{1}{T_{i}}}{s^{2} + k_{p} \cdot s + \frac{1}{T_{i}}}, \quad (14)
\]

where: \( k_{p} = \frac{9.2}{ST} \) and \( T_{i} = 0.047 \cdot \zeta^{2} \cdot ST^{2} \).

For an optimally damped response of the PLL, the damping coefficient \( \zeta \) should be set to \( 1/\sqrt{2} \); the Settling Time (ST) has been set to 100 ms for the purposes of this work. Hence, the tuning parameters \( k_{p} \) and \( T_{i} \) of the frequency adaptive MHDC-PLL have been set to 92 and 2.35 \( 10^{-5} \), respectively.

**TABLE II. DEFINITION OF SEVERAL HARMONIC CONDITIONS (HC).**

<table>
<thead>
<tr>
<th>Normal Operation</th>
<th>Pure sinusoidal grid voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>HC1</td>
<td>(</td>
</tr>
<tr>
<td>HC2</td>
<td>(</td>
</tr>
<tr>
<td>HC3</td>
<td>(</td>
</tr>
<tr>
<td>HC4</td>
<td>An inter-harmonic with 10% amplitude at 375 Hz</td>
</tr>
<tr>
<td>HC5</td>
<td>Two sub-harmonics with 7% amplitude each at 5.3 Hz and 7.96 Hz</td>
</tr>
</tbody>
</table>

The proposed improved MHDC, as it is shown in Fig. 3, is based on the multi-time use of (13) for accurately estimating each voltage component. By analyzing (13), it can be proved that the improved MHDC can achieve an accurate synchronization under any harmonic distorted grid voltage and that the required processing time of the proposed improved MHDC (Section II.B) requires significantly less processing time in each control loop.

**III. PERFORMANCE ANALYSIS – COMPLEXITY EVALUATION**

This section aims to prove that the proposed frequency adaptive MHDC-PLL (based on the improved MHDC) and the MHDC-PLL of [24], [25] can achieve an equivalent performance under any harmonic distorted grid voltage and that the improved MHDC (Section II.B) requires significantly less processing time in each control loop.

The proposed improved MHDC, as it is shown in Fig. 3, is based on the multi-time use of (13) for accurately estimating each voltage component. By analyzing (13), it can be proved that the improved MHDC can achieve an accurate synchronization (error in phase angle estimation \( \theta_{error} = \theta_{ref} - \theta' \) less than 0.00035 rad) can be achieved, when the improved MHDC is designed for \( N = 7 \), considering the fundamental \( n = 1 \) and the effect of the six most significant harmonic components \( n = 3, 5, 7, 9, 11, 13 \) in single-phase systems. The effect of the higher order harmonics is minimized due to the second-order band-pass filtering characteristics of IPT as mentioned in [24]. Therefore, the decoupling network of the frequency adaptive MHDC-PLL is designed for \( N = 7 \) as shown in Fig. 3 in order to achieve an accurate synchronization under any harmonic distorted grid conditions. Thus, the fast and accurate estimation of the fundamental voltage component \( v_{dq}^{1} \) expressed in the dq-frame is enabled by the improved MHDC. This estimation voltage vector is free of any low- and high-order harmonics and therefore, the conventional dq-PLL algorithm can be used to accurately estimate the phase angle and the amplitude of the grid voltage, as demonstrated in Fig. 3.

The conventional dq-PLL system [28] is a closed-loop synchronization system, which aims to force the per unit \( v_{d} = v_{dq}^{1} \) to track zero. The synchronization algorithm is based on a Proportional-Integral (PI) controller, whose transfer function is given by \( k_{p}+1/(T_{i}s) \), with \( k_{p} \) and \( T_{i} \) being the controller parameters. Therefore, based on a linearized small signal analysis, the transfer function of the PLL is given by the second order transfer function of (14), where it is obvious that the tuning parameters \( (k_{p} \) and \( T_{i} \)) can affect the response of the synchronization unit.

\[
\frac{\theta'}{\theta} = \frac{k_{p} \cdot \frac{1}{T_{i}}}{s^{2} + k_{p} \cdot s + \frac{1}{T_{i}}}, \quad (14)
\]

where: \( k_{p} = \frac{9.2}{ST} \) and \( T_{i} = 0.047 \cdot \zeta^{2} \cdot ST^{2} \).

For an optimally damped response of the PLL, the damping coefficient \( \zeta \) should be set to \( 1/\sqrt{2} \); the Settling Time (ST) has been set to 100 ms for the purposes of this work. Hence, the tuning parameters \( k_{p} \) and \( T_{i} \) of the frequency adaptive MHDC-PLL have been set to 92 and 2.35 \( 10^{-5} \), respectively.

The proposed frequency adaptive MHDC-PLL can achieve a fast and accurate response under any harmonic distortion and under any grid faults and the required processing time of the proposed synchronization algorithm is significantly less compared to the original MHDC of [24], [25], as it will be demonstrated in Section III and IV.
[44], both decoupling networks can achieve a very fast and accurate estimation of the fundamental voltage component by completely eliminating the oscillations caused by the harmonic distortion. It is to be noted that the fast and dynamic response of the decoupling network allows the accurate synchronization without causing a further deceleration on the PLL response. Further, the transfer function and the Bode diagram derived in [24] for the series combination of the QSG and the MHDC prove the stability of the proposed PLL and the ability to completely eliminate the harmonic oscillations. Although the two decoupling networks present an equivalent response, the improved MHDC proposed in this paper requires significantly less processing time compared to the MHDC of [24], [25], as it is further analyzed below.

For a fair complexity analysis, both decoupling networks need to be designed for \( N = 7 \), to consider the fundamental component \( (n = 1) \) and the effect of the six most significant harmonic components \( (n = 3, 5, 7, 9, 11, 13) \). Therefore, the process of the MHDC of [24], [25] for \( N = 7 \) requires the repeated processing of (16) for seven times. As a consequence, in each control step the decoupling network should process \( N \) multi-subtractions \( \left( v_{dqg(n)m} \right) \), \( N^2 \) transformation matrices \( [T_{dqg(n)n}] \), and \( N \) low-pass filtering matrices \( [F(s)] \). In the case of the improved MHDC, for \( N = 7 \), (13) must be repeated for seven times as well. At each control step the improved MHDC should process \( N \) multi-subtractions \( \left( v_{dqg(n)m} \right) \), \( 2N \) transformation matrices, and \( N \) low-pass filtering matrices \( [F(s)] \). It is obvious that the proposed improved MHDC requires the processing of \( 2N = 14 \) transformation matrices instead \( N^2 = 49 \) matrices of the MHDC of [24], [25]. The complexity comparison is summarized in Table III. A further complexity analysis is also presented in Table III, where the two decoupling networks have been analyzed in terms of the required additions, subtractions and multiplications at each control step. It is obvious that the re-formulation of the decoupling cell according to the proposed improved MHDC (Section II.B) can significantly decrease the required processing time of the synchronization algorithm. The decreased complexity of the new improved MHDC is particularly useful, since the real-time operation of the inverter is enabled and a higher sampling rate can be adapted by the inverter controller for an improved performance.

Further, an in-depth experimental complexity analysis has been performed, based on a widely used microcontroller, such as the Texas Instrument TMS320F28335 digital signal processor. The investigation demonstrates a significant improvement with regards to the algorithm complexity, since the process of the frequency adaptive MHDC-PLL at each control loop requires 54.6 \( \mu \)s instead of 140 \( \mu \)s in the case of the initial MHDC-PLL of [24], [25]. Therefore, the proposed synchronization method requires 61% less processing time compared to the initial MHDC-PLL, as summarized in Table IV. It is important to mention that an inverter controller based on the frequency adaptive MHDC-PLL can achieve a sampling rate of 8 kHz on TMS320F28335 (54.6 \( \mu \)s for the synchronization and 63 \( \mu \)s for the rest units of the inverter controller). On the other hand, if the inverter controller is based on the initial MHDC-PLL of [24], [25] the sampling rate should be decreased to 4 kHz on TMS320F28335 (140 \( \mu \)s for the synchronization and 63 \( \mu \)s for the rest units of the inverter controller). Thus, the higher sampling rate enabled by the proposed PLL can improve the accuracy and the performance of the inverter as a result of minimizing the inaccuracies/distortion introduced by practical digital to analogue converters, such as a zero-order hold. Further, the improvement regarding the algorithm complexity allows to straightforwardly apply the proposed synchronization method in such a real-time practical application within the embedded micro-controller of the grid-tied inverter without requiring additional computational power.

### Table III

**Complexity Comparison of the Decoupling Networks.**

<table>
<thead>
<tr>
<th>Decoupling Network</th>
<th>Complexity analysis in each control loop</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Multi-subtractions ( [T_{dqg(n)n}] )</td>
</tr>
<tr>
<td>MHDC of [19] (( N=7 ))</td>
<td>( N )</td>
</tr>
<tr>
<td>Improved MHDC (( N=7 ))</td>
<td>( N )</td>
</tr>
</tbody>
</table>

### Table IV

**Performance Comparison of Two PLLs.**

<table>
<thead>
<tr>
<th>PLL algorithm</th>
<th>Required Processing Time (%)</th>
<th>Dynamic Response under grid faults</th>
<th>Accurate Resposne under Harmonic distortion</th>
</tr>
</thead>
<tbody>
<tr>
<td>MHDC-PLL</td>
<td>100%</td>
<td>Fast</td>
<td>-</td>
</tr>
<tr>
<td>Freq. Adapt.</td>
<td></td>
<td>Fast</td>
<td>+</td>
</tr>
<tr>
<td>MHDC-PLL</td>
<td>39%</td>
<td>Fast</td>
<td>+</td>
</tr>
</tbody>
</table>
IV. SIMULATION AND EXPERIMENTAL RESULTS

The performance of the proposed frequency adaptive MHDC-PLL has been tested through simulation and experimental results in order to demonstrate the outstanding response of the new synchronization method. The simulation based investigation has been performed in MATLAB/Simulink. The experimental setup is based on a TMS320F28335 microcontroller (where the inverter controller has been applied), a Semikron SEMITeach (B6CI) inverter, a California Instrument 2253IX AC power source for emulating the grid, and an Elektro-Automatik EA-PSI 9750-20 DC power supply for emulating the DC bus of a PV system. It is worth mentioning that in both simulation and experimental studies, an 8 kHz sampling rate has been used for the inverter controller.

Simulations performed in MATLAB/Simulink show the synchronization response of the proposed frequency adaptive MHDC-PLL, as demonstrated in Fig. 5. The results of Fig. 5 show the synchronization response of the frequency adaptive MHDC-PLL and the MHDC-PLL of [24], [25] under the worst-case harmonic distortion (HC3 of Table II) at 0.25 s, a 10° phase jump at 0.35 s, a 25% voltage sag at 0.5 s, a -1.5 Hz frequency change at 0.6 s, an inter-harmonic distortion (HC4 of Table II) at 0.8 s, and a sub-harmonic distortion (HC5 of Table II) at 0.85 s. The performance comparison of Fig. 5 between the two PLLs, proves that the frequency adaptive implementation of the QSG (Section II.A) enables the accurate synchronization under non-nominal frequencies (0.6 < t < 0.75 s). Therefore, the frequency adaptive MHDC-PLL not only requires a significantly less processing time as shown in Section III, but additionally, it can also achieve a superior performance under any grid condition, as summarized in Table IV. From Fig. 5, it is obvious that the new frequency adaptive MHDC-PLL presents a very accurate response (even under the worst-case harmonic distortion for t > 0.25 s) and a very fast synchronization under any grid disturbance (e.g., phase jump, voltage sag, frequency change). Furthermore, the operation of the new synchronization scheme has been tested under inter-harmonic (0.8 s - 0.85 s) and sub-harmonic (0.85 s - 1 s) distortion, as shown in Fig. 5. It is worth mentioning that although the improved MHDC has not been designed to eliminate inter-harmonics and/or sub-harmonics, the synchronization inaccuracies caused by these harmonics are significantly suppressed (theta_e is less than 0.75°), but not completely eliminated. The sub-harmonics and inter-harmonics are suppressed with the proposed synchronization scheme, since the second-order band-pass filtering characteristics of the developed QSG (due to the use of IPT) are inherited by the proposed PLL as shown in the theoretical analysis presented in [24]. The band-pass filtering capabilities of the proposed PLL offers approximately -45 db suppression in the case of sub-harmonics (HC5) and -36 db suppression in the case of inter-harmonics (HC4), according to the theoretical analysis of [24].

The superior synchronization performance of the proposed frequency adaptive MHDC-PLL has also been experimentally verified as shown in Fig. 6. The experimental results of Fig. 6(a) demonstrate the response of the new synchronization method when the worst-case harmonic distortion (HC3 of Table II) occurs at the grid voltage. The experiments show that the proposed PLL can decouple the effect of harmonics within 10 ms. The initial voltage in Fig. 6(b)-(d) has harmonic distortion with the worst-case harmonics (HC3) and then a grid disturbance is applied. According to Fig. 6(b), a fast and accurate synchronization is achieved under a 25% voltage sag, which can enable a proper FRT operation of the grid tied system.

Fig. 5. Simulation results for the response of the frequency adaptive MHDC-PLL (new) and the MHDC-PLL under harmonic distortion, phase jump, voltage sag and frequency change events.
The operation of the new PLL method can be an ideal solution for the synchronization of grid tied inverters. Fig. 6(c) demonstrates the operation of the new PLL under a 1 Hz frequency change. It is worth mentioning that the frequency adaptive MHDC-PLL presents a very accurate response under non-nominal voltages due to the adaptive SOGI. Finally, the fast and accurate synchronization response under a 10° phase jump is demonstrated in Fig. 6(d). According to the experiments of Fig. 6, the proposed frequency adaptive MHDC-PLL can achieve a fast and accurate synchronization under any grid conditions. Such an advanced PLL based synchronization method can be an ideal solution for the synchronization of grid tied inverters.

The synchronization accuracy under harmonic distortion can be very beneficial for the power quality of the grid-tied inverter as discussed in [10] and [25], while the dynamic response of the synchronization, especially under voltage sags, can enable a proper FRT operation of the inverter in order to enhance the stability of the power system under grid faults. A simulation based investigation has been performed here to demonstrate the beneficial effect of a fast and accurate synchronization on the operation of the grid-tied inverter as it is shown in Fig. 7. For this investigation, an open loop PQ controller designed in the dq-frame [29] is used to generate the reference currents $I_{dq}$ = [$I_d$, $I_q]^T$. Then, a current controller based on a PI controller and also designed in the dq-frame [29], [30] is used to regulate the inverter current. It is to be noted that the current controller is enhanced with a harmonic compensation module [30] in order to minimize the distortion of the injected current. Furthermore, the PQ controller is enhanced with FRT capabilities [31] in order to provide a proper voltage support under voltage sags, in terms of proper reactive current injection $I_q$, according to $I_q = k(v_p - v_s)$, where $k$ is set to 2 for the purposes of this investigation and $v_s$ is the nominal grid voltage [31].

Therefore, the simulation results of Fig. 7 present the inverter operation when a) a SOGI-PLL ($t < 0.5$ s) and b) when the proposed Frequency Adaptive MHDC-PLL ($t > 0.5$s) are used for the grid synchronization of the inverter. It should be noted that the SOGI-PLL does not present immunity against harmonic distortion in contrast with the new PLL which presents a great robustness against harmonics. For a fair comparison, the same tuning parameters have been used for both PLLs according to Table I and the parameter $k$ of SOGI-PLL has been set to $\sqrt{2}$ for optimally damped response according to [12], [13]. The inverter operation is demonstrated under highly harmonic distorted grid voltage (HC2 of Table II) and under a 25% voltage sag. It is obvious that the accuracy of the new synchronization against harmonics enables the accurate generation of reference currents ($I_{dq}$) while the inaccuracies of SOGI-PLL cause undesired oscillations on the reference currents. The oscillations on the reference currents cause an increased total harmonic distortion of the current ($THD_i$) in the case of the SOGI-PLL, with a $THD_i = 2.15\%$ when there is no voltage sag and $THD_i = 4.5\%$ when a voltage sag occurs. On the other hand, the accuracy of the proposed frequency adaptive MHDC-PLL enables an oscillation-free generation of the reference currents and thus, a high quality current injection is achieved, with a $THD_i = 1.5\%$ under normal operation and voltage sag. It is to be noted that

![Fig. 6. Experimental results for the synchronization response of the frequency adaptive MHDC-PLL under: (a) a harmonic distorted voltage, (b) a 25% voltage sag, (c) an 1 Hz frequency change, and (d) a 10° phase jump. The time division of the results is 10 ms/div.](image)

![Fig. 7. Simulation results for the inverter operation when (a) a SOGI-PLL and (b) a frequency adaptive MHDC-PLL is used for the synchronization of the inverter under harmonic distorted voltage and a voltage sag event.](image)
the THD, presented in Fig. 7 is calculated according to the time-dependent current signal over a running window of one cycle. This method does not allow the accurate calculation of the THD during the transient operation, and thus the resulting THD can be ignored during the transients. Consequently, the accurate calculation of the THD requires approximately two cycles to come to steady-state. Further, the dynamic response of the frequency adaptive MHDC-PLL enables a fast and proper FRT operation of the inverter, where a reactive power support is properly injected into the grid within 15 ms, for enhancing the stability of the power system. During the FRT operation the injected active power is decreased to maintain the injected current within the inverter limits. Hence, the results of Fig. 7 demonstrate that the accurate and fast response of the frequency adaptive MHDC-PLL is particularly beneficial for the operation of the grid tied inverter, in terms of increasing the power quality and of enabling an appropriate dynamic and FRT operation of the inverter. Especially, the improvement on the quality of the injected current (by minimizing the THD) proves that the advanced performance of the proposed PLL is necessary in practical applications and can benefit the overall quality of the power system.

V. CONCLUSIONS
In this paper, two new methods have been proposed: one for decreasing the complexity of the Multi Harmonic Decoupling Cell PLL system (MHDC-PLL) and one for enhancing its performance against non-nominal grid frequencies. Hence, the proposed frequency adaptive MHDC-PLL requires a significantly less processing time and presents a superior performance in contrast to the original MHDC-PLL in the case of a varying grid frequency. That is to say, the proposed frequency adaptive MHDC-PLL can achieve a fast and accurate response under any grid disturbances and under highly harmonic distorted grid voltage. As a consequence, the proposed synchronization method can be beneficial for the operation of a grid-tied inverter in terms of improved power quality, fast and accurate dynamics.

REFERENCES


**Lenos Hadjidemetriou** (S’11) received the Diploma in Electrical and Computer Engineering in 2010 from the National Technical University of Athens, Athens, Greece, and his Ph.D. degree in Electrical Engineering in 2016 from University of Cyprus. Currently, he is a Postdoctoral Research Fellow at the KIOS Research Center for Intelligent Systems and Networks, University of Cyprus. His research interests include renewable energy systems, grid synchronization methods, fault ride through control, power electronics and micro-grids. Dr. Hadjidemetriou is a member of the Cyprus Technical Chamber. He volunteered as a reviewer to several IEEE transactions and conferences and received the best paper award in the power quality session at IEEE IECON13.

**Yongheng Yang** (S'12 - M’15) received the B.Eng. degree from Northwestern Polytechnical University, Xian, China, in 2009, and the Ph.D. degree from Aalborg University, Aalborg, Denmark, in 2014. He was a Post-Graduate with Southeast University, Nanjing, China, from 2009 to 2011. In 2013, he was a Visiting Scholar with the Department of Electrical and Computer Engineering, Texas A&M University, College Station, USA. Since 2014, he has been with the Department of Energy Technology, Aalborg University, where he is currently an Assistant Professor. His research interests are focused on grid integration of renewable energy systems, power converter design, analysis and control, harmonics identification and mitigation, and reliability in power electronics. Dr. Yang is a Member of the IEEE Power Electronics Society Students and Young Professionals Committee, where he is responsible for the webinar series. He serves as a Guest Associate Editor of the IEEE *Journal of Emerging and Selected Topics in Power Electronics* special issue on Power Electronics for Energy Efficient Buildings. Dr. Yang has also been invited as a Guest Editor of *Applied Sciences* special issue on Advancing Grid-Connected Renewable Generation Systems. He is an active reviewer for relevant top-tier journals.

**Elias Kyriakides** (S’00–M’04–SM’09) received the B.Sc. degree in Electrical Engineering from the Illinois Institute of Technology, Chicago, IL, USA, in 2000 and the M.Sc. and Ph.D. degrees in Electrical Engineering from Arizona State University, Tempe, AZ, USA, in 2001 and 2003, respectively.

He is currently an Associate Professor with the Department of Electrical and Computer Engineering, University of Cyprus, Nicosia. He is also a Founding Member of the KIOS Research Center for Intelligent Systems and Networks. His research interests include modeling of electric machines, synchronized measurements in power systems, security and reliability of the power system networks, optimization of power system operation techniques, and the integration of renewable energy sources.

**Frede Blaabjerg** (S’86–M’88–SM’97–F’03) was with ABB-Scandia, Randers, Denmark, from 1987 to 1988. From 1988 to 1992, he was a Ph.D. Student with Aalborg University, Aalborg, Denmark. He became an Associate Professor in 1992, Associate Professor in 1996, and Full Professor of power electronics and drives in 1998. His current research interests include power electronics and its applications such as in wind turbines, PV systems, reliability, harmonics and adjustable speed drives. He has received 17 IEEE Prize Paper Awards, the IEEE PELS Distinguished Service Award in 2009, the EPE-PEMC Council Award in 2010, the IEEE William E. Newell Power Electronics Award 2014 and the Villum Kann Rasmussen Research Award 2014. He was an Editor-in-Chief of the IEEE *TRANSACTIONS ON POWER ELECTRONICS* from 2006 to 2012. He is nominated in 2014 and 2015 by Thomson Reuters to be between the most 250 cited researchers in Engineering in the world.