Phase-lock loop of Grid-connected Voltage Source Converter under non-ideal grid condition
Wang, Haojie; Sun, Hai; Han, Minxiao; Zapata, Josep Maria Guerrero

Published in:
Proceedings of the 2015 IEEE First International Conference on DC Microgrids (ICDCM)

DOI (link to publication from Publisher):
10.1109/ICDCM.2015.7152022

Publication date:
2015

Document Version
Early version, also known as pre-print

Link to publication from Aalborg University

Citation for published version (APA):
Phase-Lock Loop of Grid-Connected Voltage Source Converter under Non-Ideal Grid Condition

Haojie Wang*, Hai Sun, Minxiao Han
State Key Laboratory of Alternate Electrical Power System with Renewable Energy Sources
North China Electric Power University
Beijing 102206, China
*Email: bjwanghaojie@163.com

Josep M. Guerrero
Department of Energy Technology
Aalborg University
9220 Denmark
Email: joz@et.aau.dk
www.microgrids.et.aau.dk

Abstract—It is a normal practice that the DC micro-grid is connected to AC main grid through Grid-connected Voltage Source Converter (G-VSC) for voltage support. Accurate control of DC micro-grid voltage is difficult for G-VSC under unbalanced grid condition as the fundamental positive-sequence component phase information cannot be accurately tracked. Based on analysis of the cause of double-frequency ripple when unbalance exists in main grid, a phase-locked loop (PLL) detection technique is proposed. Under the conditions of unsymmetrical system voltage, varying system frequency, single-phase system and distorted system voltage the proposed PLL can accurately detect the fundamental positive-sequence component of grid voltage thus accurate control of DC micro-grid voltage can be realized.

Keywords—DC micro-grid; grid-connected voltage source converter; PLL; non-ideal grid condition

I. INTRODUCTION

Distributed energy resources which utilize renewable sources of energy has become one of the key elements for modern environmental friendly and sustainable development, and micro-grid systems show great promise for integrating large numbers of distributed energy resource (DER) into future power networks. Micro-grid is a controllable system which consists of multiple distributed power, energy storage devices, as well as local loads. It can be used as an independent entity connected to power grid and can also operate in islanding mode, which is flexible and reliable. Now the prospect of DC micro-grid is expected even if AC micro-grid has been the main type.

Compared with AC micro-grid, DC micro-grid obtains some advantages such as less energy conversion links, higher system efficiency, lower line losses, etc. In addition, tracking the phase and frequency of the voltage is not needed in inner DC micro-gird, which greatly improves the controllability and reliability of system, and thus DC micro-grid is more suitable for the access of the distributed power. However, the DC micro-grid has to be connected to AC main grid through Grid-connected Voltage Source Converter (G-VSC) for voltage support and energy management. The accurate control of DC micro-grid voltage is difficult for G-VSC under unbalanced grid condition as the fundamental positive-sequence component phase information cannot be accurately tracked.

The hardware phase-locked method depends on the detection of zero-cross point of voltage, which is sensitive to harmonic and disturbance. The PLL which is suitable for software implementation can achieve good control results, but it cannot accurately track the phase information of the fundamental positive-sequence voltage for the double-frequency ripple in synchronous rotating coordinates when unbalance exists in power grid. To measure the positive-sequence separately from the negative-sequence, a low-pass filter with a narrow bandwidth is normally used. However, such a filter causes a lot of phase delay, thus the response time of the system tends to be lengthened [6]. To solve this problem, a time shift method is used in [5] to separate the positive-sequence and negative-sequence components, which effectively inhibits the influence of negative-sequence component on phase calculation. In [6], a method of phase-locked loops based on dual-dq synchronous transform is proposed, but the low-pass filter whose interceptive frequency is rather low to obtain the DC component on dq-axis is needed. A PLL detection technique based on sequence-decoupled resonant (SDR) controller which is used to separate positive-sequence component of grid voltage from unsymmetrical voltage to trace the phase of positive-sequence component is proposed in [7] and [8], thus the function of PLL is implemented.

In this work, a PLL detection technique is proposed, in which q-axis signal is added to the d-axis to eliminate the influence of double-frequency ripple after 90° phase shifting through a FIR filter. The proposed PLL is analyzed through the testing of simulation, and the experimental platform was built for experimental verification. Both the results of simulations and experiments show that under the conditions of unsymmetrical system voltage, varying system frequency, single-phase system and distorted system voltage the proposed method can accurately detect the fundamental positive-sequence component of grid voltage.

II. G-VSC PLL

A. Grid-connected converter
It is a normal practice that the DC micro-grid is connected to AC main grid through bidirectional G-VSC which is employed to support the DC micro-grid voltage during the grid connection operation mode, as shown in Fig.1. Typical G-VSC topology is shown in Fig.2. In order to realize decoupling control of DC bus voltage and reactive power, G-VSC demands transformation between static three-phase coordinate and rotary two-phase coordinate, which is dependent on accurate grid voltage synchronous phase-locked loop.

B. Working Principle of PLL

The structure of software phase-locked loop based on synchronized coordinates is shown in Fig.3 [10], where \( \omega_0 \) stands for grid angular frequency, \( f \) stands for grid frequency, and \( \theta \) is grid voltage vector rotation angle. The static three-phase coordinate is transformed to rotary two-phase coordinate by phase detector.

III. PHASE-LOCKED UNDER THREE-PHASE UNBALANCE CONDITION

A. Unbalanced power grid

The AC grid voltage could exist three-phase unbalance for short-circuit fault or unbalanced load, which proposes higher demand on PLL. Without considering harmonic component, the grid three-phase voltage can be formulated as

\[
\begin{bmatrix}
    u_a \\
    u_b \\
    u_c
\end{bmatrix} = \begin{bmatrix}
    E^+ \sin(\omega_0 t + \theta_p) + E^- \sin(-\omega_0 t + \theta_n) \\
    E^+ \sin\left(\omega_0 t - \frac{2\pi}{3} + \theta_p\right) + E^- \sin\left(-\omega_0 t - \frac{2\pi}{3} + \theta_n\right) \\
    E^+ \sin\left(\omega_0 t + \frac{2\pi}{3} + \theta_p\right) + E^- \sin\left(-\omega_0 t + \frac{2\pi}{3} + \theta_n\right)
\end{bmatrix}
\]

where \( E^+ \) and \( E^- \) stand for the positive-sequence and negative-sequence voltage respectively, \( \theta_p \) and \( \theta_n \) stand for positive-sequence and negative-sequence initiative voltage phase respectively, and \( \omega_0 \) is grid angle frequency.

The coordinate transforms of static three-phase coordinate \((a, b, c)\) to rotary two-phase coordinate \((d, q)\) for three-phase voltage can be presented as

\[
\begin{bmatrix}
    u_d \\
    u_q
\end{bmatrix} = \begin{bmatrix}
    -E^- \sin(2\omega_0 t - \theta_n + \theta_p) \\
    E^- \cos(\theta - (2\omega_0 t - \theta_n - \theta_p)) - E^- \cos(\theta - (-\omega_0 t + \theta_n))
\end{bmatrix}
\]

where \( \theta \) stands for the output phase information of PLL. When the error of output phase information is smaller, it can be considered that

\[
\theta = \omega_0 t + \theta_p \tag{3}
\]

Using equation (3), equation (2) can be rewritten as

\[
\begin{bmatrix}
    u_d \\
    u_q
\end{bmatrix} = \begin{bmatrix}
    -E^- \sin\left(2\omega_0 t - \theta_n + \theta_p\right) \\
    E^- \cos\left(2\omega_0 t - \theta_n + \theta_p\right)
\end{bmatrix}
\]

\[
\begin{bmatrix}
    u_d^+ + u_d^- \\
    u_q^+ + u_q^-
\end{bmatrix} = \begin{bmatrix}
    0 \\
    E^-
\end{bmatrix} \tag{4}
\]

where

\[
\begin{bmatrix}
    u_d^+ \\
    u_q^+
\end{bmatrix} = \begin{bmatrix}
    -E^- \sin\left(2\omega_0 t - \theta_n + \theta_p\right) \\
    -E^- \cos\left(2\omega_0 t - \theta_n + \theta_p\right)
\end{bmatrix}
\]

Analyzing equation (4)-(6), it can be found that positive-sequence and negative-sequence voltage produce DC component and double frequency component respectively. To measure the positive-sequence voltage separately from the negative-sequence, a low-pass filter with a narrow bandwidth is normally used in traditional PLL. However, such a filter causes a lot of phase delay, thus the response time of the system tends to be lengthened.
amplitude must divided by $2\pi f\mathcal{T}$. $f$ is two times larger than fundamental frequency $f_0$ as $u_d$ is double frequency component. In addition, the delay time of FIR filter is $\pi NTf$, namely the group delay $t_g = NT/2$, so $u_d$ must delay $NT/2$ before injecting FIR filter output signal. After eliminating the double-frequency ripple, we can get

$$u_d = u_d \cdot (t - t_g) + \frac{\text{FIR}(u_q)}{2\omega T} \quad (11)$$

As $N$ should be odd, group delay $t_g = NT/2$ cannot be the integral multiple of sampling period. Considering linear processing between two sampling points, the following is obtained

$$u_d(t - t_g) = u_d(t - NT/2)$$

$$= \frac{u_d(t - \frac{(N+1)T}{2}) + u_d(t - \frac{(N+1)T}{2})}{2} \quad (12)$$

So equation (11) can be rewritten as

$$u_d = \text{FIR}(u_q)/2\omega T + \frac{u_d(t - \frac{(N+1)T}{2}) + u_d(t - \frac{(N+1)T}{2})}{2} \quad (13)$$

The control block diagram of proposed PLL is shown in Fig. 5. This PLL is not affected by grid frequency and when the grid frequency varies, the response rate depends on the FIR filter parameters design.

C. Application of the PLL to single-phase power system

The proposed PLL is also applicable to single-phase power system. In three-phase system, when loss of power accident occurs in two phases, the three-phase voltage is obtained

$$\begin{bmatrix} u_a \\ u_b \\ u_c \end{bmatrix} = \begin{bmatrix} E \sin(\omega_0 t + \theta_p) \\ 0 \\ 0 \end{bmatrix} \quad (14)$$

where $E$ is voltage amplitude, $\omega_0$ is system angle frequency, $\theta_p$ is initiative voltage phase. Thus equation (2) can be rewritten as

$$\begin{bmatrix} u_d \\ u_q \end{bmatrix} = \begin{bmatrix} E[\sin(\omega_0 t + \theta_p + \theta)] + E[\cos(\omega_0 t + \theta_p + \theta)] \\ \sin(\omega_0 t + \theta_p - \theta)/3 \end{bmatrix} \quad (15)$$

It can be considered that $\theta = \omega_0 t + \theta_p$ while the locked phase errors is small, then equation (15) can be rewritten as

$$\begin{bmatrix} u_d \\ u_q \end{bmatrix} = \begin{bmatrix} E \frac{3}{2} \sin(2\omega_0 t + 2\theta_p) \\ E \frac{3}{2} \cos(2\omega_0 t + 2\theta_p) - \frac{E}{3} \end{bmatrix} \quad (16)$$

It can be found that $u_d$ and $u_q$ has equal amplitude and 90 degree phase difference, and same result was also obtained by analyzing three-phase unbalanced power grid in previous paper. Therefore the formula represented by expression (6) is shown to be available for single-phase system.
Neglecting sample delay, the small-signal linear model is shown in Fig.6. From Fig.6 it can be seen that the PLL open-loop transfer function is

\[ H_0(s) = \frac{E^+ k_p s + k_i}{s^2} \]  \hspace{2cm} (17)

Thus the closed-loop transfer function is given

\[ H(s) = \frac{\theta(s)}{\theta_0(s)} = \frac{2\varepsilon \omega_n s + \omega_n^2}{s^2 + 2\varepsilon \omega_n s + \omega_n^2} \]  \hspace{2cm} (18)

where \( \omega_n = \sqrt{k_1 E^+} \), \( \varepsilon = k_p \omega_n / 2k_1 \). It is noted in (18) that the closed-loop transfer function is a typical second-order system transfer function, and the natural angle frequency has great influence on PLL performance. Increasing the natural angle frequency can improve response speed, but the noise inhibiting ability will be decreased. Through PARK transformation, the voltage frequency wave of \( N \) times in power system will generate \( \pi - 1 \) times frequency and \( \pi + 1 \) times frequency component, so the PI parameters should be designed to inhibit harmonic components produced by odd harmonics of power system. As the proposed PLL can eliminate double frequency component, inhibiting four and above times frequency component should be considered in the design of PI parameters. In this paper, \( \omega_n = 2\pi \times 25 \), \( \varepsilon = 0.707 \), let positive-sequence voltage amplitude sampled by DSP \( E^+ = 1V \), thus the PI parameters can be obtained

\[ k_i = 24649, \quad k_p = 222 \]  \hspace{2cm} (19)

The bode diagram of \( H(s) \) is shown in Fig.7. It can be seen that the amplitude response of four times frequency component is -15dB, and the more the times of harmonics, the better effect of the inhibition.

V. DIGITAL SIMULATION AND PHYSICAL EXPERIMENT VERIFICATION

In order to study on the performance of proposed PLL under three-phase unbalance, computer simulations were carried out by using PSIM, and Fig.8 and Fig.9 are the simulation result. Fig.8 shows that the output angle phase of traditional PLL contains second harmonic component and the grid voltage phase information cannot be accurately tracked by traditional PLL, while the proposed PLL can accurately track the grid voltage phase information and the angle phase does not contain second harmonic component as shown in Fig.9.
The experiment platform based on TMS320F28335 DSP which is designed by TI company was build for further verification, as shown in Fig.10. Fig.11 is the phase-locked result under unsymmetrical voltage, which shows that the proposed method can accurately detect the fundamental positive-sequence component of grid voltage even though the three-phase unbalance exists. Fig.12 shows the phase-locked result when the grid voltage frequency is changed from 50Hz into 37.5Hz. The proposed PLL can detect grid phase and frequency information within two periods.

The experimental waveforms of proposed PLL under single-phase system are shown in Fig.13, which prove that the fundamental positive-sequence component phase information can be accurately tracked while the grid system is in single-phase.

When there are harmonics on the power system, the experimental waveform is shown in Fig.14. Third harmonic, fifth harmonic and seventh harmonic are injected into three-phase grid voltage. It is seen that the proposed PLL still exhibit high performances in spite of harmonics within the grid system.

VI. CONCLUSIONS

Based on the analysis of the cause of double-frequency ripple when unbalance exists in main grid, a new PLL detection technique is proposed, in which q-axis signal is added to the d-axis to eliminate the influence of double-frequency ripple after 90° phase shifting through a FIR filter. Both the results of simulation and experiments show that under the conditions of unsymmetrical system voltage, varying system frequency, single-phase system and distorted system voltage the proposed method can accurately detect the fundamental positive-sequence component of grid voltage.

REFERENCES


