Abstract— The decoupling of the capacitor voltage and inductor current has been shown to improve significantly the dynamic performance of voltage source inverters in standalone applications. However, the computation and PWM delays still limit the achievable bandwidth. In this paper a discrete-time domain modelling of the LC plant with consideration of delay and sample-and-hold effects on the state feedback cross-coupling decoupling is derived. From this plant formulation, current controllers with wide bandwidth and good relative stability properties are developed. Two controllers based on lead compensation and Smith predictor design, respectively, are obtained. Subsequently, the voltage regulator is also designed for a wide bandwidth, which permits the inclusion of resonant filters for the steady-state mitigation of odd harmonics at nonlinear unbalance load terminals. Discrete-time domain implementation issues of an anti-wind up scheme are discussed as well, highlighting the limitations of some discretization methods. Extensive experimental results, including a short-circuit test, verify the theoretical analysis.

Index Terms— Current control, voltage control, power quality

I. INTRODUCTION

The design of voltage and current regulators for Voltage Source Inverters (VSIs) intended for standalone applications, i.e. islanded microgrids or Uninterruptible Power Supply (UPS) systems, should aim to achieve good performance during steady-state and transient conditions. This means the system should be operated with wide stability margins. The poor dynamics of these regulators are responsible for degraded performance of the overall control system. Thus effective control design and implementation of the regulators is mandatory. In this context, four general requirements are usually imposed on any current or voltage regulator [1]: i) to achieve zero steady-state error; ii) to accurately track the commanded reference and reject any disturbance; iii) to widen the closed-loop control bandwidth as much as possible to achieve fast transient response; iv) to reduce the total harmonic distortion by compensating for low order harmonics. Mandatory requirements specifically for AC power supply/UPS systems are fault and peak current protection [2].

A possible design of voltage or current regulators is based on Proportional Resonant (PR) controllers in the αβ stationary reference frame. This structure is equivalent to two Proportional Integral (PI) controllers, one for the positive and the other for the negative sequence in the synchronous reference frame [3]. Independently of the PR controller structure, the effect of delays and voltage coupling in standalone applications should be carefully considered in the design stage. In particular, as proved in a recent publication [4], the coupling between the capacitor voltage and inductor current in VSIs with LC output filter, which is usually the case in UPS systems [5], degrades the dynamics of the inner regulators.

A possible approach for analysis is based on s-domain models, which are useful as they improve the general perception of the dynamic behavior of pulse-width modulators [6]. Subsequently, the design of the regulators in the s-domain is followed by their discretization. However, the mapping from the s-domain to the z-domain can introduce some discrepancy, depending on the discretization method used [5], [7]. On the other hand, the direct design of digital compensators in the discrete-time domain provides more accuracy, being able to capture the sampling effects. In fact, the transformation of the system in the discrete-time domain
by means of z-transform or discrete-time modelling in state-space form allows the sample-and-hold effect and time lag to be treated accurately [8]-[11], without the need of using the approximated rational transfer functions of the delay [12]. Moreover, the methodology presented in [13] allows the Cross-Coupled State Equations of a system with coupled variables and multiple feedback paths to be derived, following a discretization approach. This is the approach to be used in order to correctly represent the coupling between the controlled states. In general, other advantages can be identified for direct design in the z-domain: i) design for direct discrete-time pole-placement [14], [15]; ii) improved dynamic performance and robustness of the regulators [16], especially if the ratio of the sampling frequency to the fundamental frequency is low [14] or the current regulator is tuned for a very wide bandwidth [17]. Accordingly, z-domain modelling is considered convenient for an accurate design.

Usually, when voltage decoupling is performed, the influence of compensating for computation and PWM delays on the state feedback decoupling path is not taken into account. In fact, in previous works, the decoupling of the controlled states does not take into account the effect of computation and PWM delays when performed. Specifically, state feedback decoupling has often been used for decoupling the cross-coupling caused by the implementation of current controllers in the synchronous reference frame [1], for decoupling the back-emf effect in dc [18] and ac drives [19] (resulting in a current control strategy independent of the speed), and for decoupling current and voltage states in dc-dc converters [20] and UPS systems [4], [21]. Nevertheless, in these applications the decoupling is analyzed in the continuous time domain. Because the delays introduced by the discrete-time modelling are not present, the resulting model used to design and analyze the inner current loop is simply the model of an RL load. This is equivalent to considering the decoupling as ideal. Nevertheless, system delays significantly degrade the performance of state feedback decoupling. As proved in [4], the state feedback decoupling action can be improved by leading the capacitor voltage on the state feedback decoupling path. Moreover, the possibility to widen the current loop bandwidth either by means of a lead compensator on the forward path or a Smith Predictor structure has not previously been investigated, and is the main original proposal of this work. To the best knowledge of the authors, no deep analyses in the discrete-time domain have been previously provided for these kinds of techniques. As will be shown in the paper, both structures allow good dynamics properties to be achieved as the controller bandwidth is widened. However, the way these techniques aim at compensating for system delays is different. Specifically, the lead compensator adds an additional degree of freedom to the system in order to directly locate the poles of the closed-loop controller transfer function. On the other hand, the Smith predictor structure permits the design of the controller based on the un-delayed model of the physical plant by building a parallel model which cancels the system delay. As the current regulator dynamics are enhanced, the voltage loop dynamics are widened as well. In this paper it is shown how an accurate modelling of the delay effects in decoupling leads to a better control design and dynamics assessment.

A model in the discrete-time domain which takes into account the coupling of the capacitor voltage with the inductor current, even if voltage decoupling is performed, is derived analytically. This model is shown to better represent the physical system being addressed. It is important to note that even without the one sample delay introduced by computation, the sample-and-hold effect is still present and limits the achievable bandwidth, thus reducing the benefits introduced by the decoupling. The effect of widening the inner current loop bandwidth by means of two techniques based on a lead compensator structure and Smith Predictor is proposed. Finally, the results obtained for the current loop analysis are applied to design the voltage loop, based on the Nyquist criterion. A straightforward mathematical formulation to select the fundamental integral gain of the resonator by moving the zeros of the controller to the real axis is used for practical design.

This work is organized as follows. In Section III the model in the discrete-time domain which takes into account the coupling of the controlled states is derived. The devised model is compared to the simplified formulation based on an RL load and the main differences are discussed. In Section IV the inner loop current control with state feedback voltage decoupling is analyzed. Two techniques aimed to widen the bandwidth of the current regulator, based on a lead compensator structure and Smith Predictor, are proposed and compared. Subsequently, in Section V, a PR voltage controller design is proposed based on the design of the current regulator with wide bandwidth. Detailed design and tuning is provided according to the Nyquist criterion. Moreover, discretization issues of an anti-wind up scheme for the voltage regulator are analyzed. In Section VI the theoretical solution is supported by experimental results, verifying their compliance with the IEC 62040 normative for UPS systems.

II. SYSTEM DESCRIPTION

In standalone applications, the VSI is implemented with an LC filter at its output. In general, it operates in voltage control mode with the capacitor voltage and inductor currents being the controlled states. Fig. 1 shows the block diagram representation including a three-phase power converter with its inner loops. The inner current loop has to track the commands provided by the outer voltage loop and to ensure disturbance rejection within its bandwidth [17], [22].

The simplified block diagram representation of the closed-loop system is shown in Fig. 2, where \( V_{c\alpha} = V_{ca} + jV_{c\beta} \) and \( I_{L\alpha} = I_{La} + jI_{L\beta} \) are the voltage and current reference vectors and \( I_{o\alpha} = I_{oa} + jI_{ob} \) is the output current vector, which acts as a disturbance to the system. \( G_s(z) \) and \( G_p(z) \) represent the current and voltage regulators transfer functions (TF) in the discrete-time domain. There is one sample computational delay associated to the implemented regular sampled symmetrical PWM strategy, i.e. the time required to
compute the duty-cycle control signal \([9], [23]\), \(G_{\text{dec}}(z)\) is the TF related to the decoupling of the cross-coupling controlled states. The capacitor \(C_f = 3C\) is the equivalent capacitance of a \(Y\) connection configuration.

\[
G_{\text{dec}}(z) = \frac{\omega_n^2}{s^2 + 2\xi\omega_n s + \omega_n^2} \left\{ v_i(t = 0) \frac{1}{s} + \frac{1}{\omega_n^2} [sv_i(t = 0) + \dot{v}_i(t = 0)] + \frac{2\xi}{\omega_n} v_i(t = 0) \right\}.
\]

Step 2: Form the Laplace transform of the ODEs including the effects of initial conditions;

Step 3: Form a step input for the latched manipulated input;

Step 4: Find the continuous time step response solution;

Step 5: Find the response at the next sampling instant;

Step 6: Generalize the solution for arbitrary sampling instants \((kT)\);

Step 7: Form eventually the corresponding transfer function in the discrete-time domain.

With reference to Fig. 3 and neglecting the disturbance \(i_\phi(t)\), the ODEs of the system are

\[
\begin{align*}
\frac{d}{dt} v_c(t) &= \frac{1}{C_f} i_L(t) \\
\frac{d}{dt} i_L(t) &= \frac{1}{L_f} [v_i(t) - R_i(t) - v_c(t)].
\end{align*}
\]

The equivalent series resistance (ESR) of the filter capacitor \(C_f\) is not considered in the model, since its effect appears far above the frequency range of concern [25], it is usually small and has little effect in dynamics. The system in (2) is transformed in the Laplace domain including the effects of initial conditions, fundamental to derive the Cross-Coupled State Equations. The sample-and-hold effect is modelled as \(V_i(s) = V_i(t = 0)/s\) (input modelled as steps). In particular the relationships between the states are

\[
V_c(s) = \frac{\omega_n^2}{s^2 + 2\xi\omega_n s + \omega_n^2} \left\{ v_i(t = 0) \frac{1}{s} + \frac{1}{\omega_n^2} [sv_i(t = 0) + \dot{v}_i(t = 0)] + \frac{2\xi}{\omega_n} v_i(t = 0) \right\}.
\]

\[
I_L(s) = \frac{\omega_n^2}{s^2 + 2\xi\omega_n s + \omega_n^2} \left\{ C_f v_i(t = 0) + \frac{1}{2} \frac{R_f}{\omega_n L_f} I_L(t = 0) - C_f v_c(t = 0) \right\}.
\]

Where

\[
\omega_n = \sqrt{\frac{R_f}{2\omega_n L_f}}.
\]

Being \(\omega_n\) the natural frequency of the plant and \(\xi\) the damping factor. Then the inverse Laplace transform is applied to (3) and (4). The continuous time step response is generalized for arbitrary sampling instants, followed by the transformations to the \(z\)-domain and \(ab\) stationary reference frame. More details are provided in Appendix. The Cross-Coupled State Equations are thus obtained

\[
V_{\text{out}}(z) \left[ 1 + \frac{\omega_n}{\omega_d} e^{-\omega_d T} \sin(\omega_d T - \phi)z^{-1} \right] - \frac{2\xi\omega_n}{\omega_d} e^{-\omega_d T} \sin(\omega_d T)z^{-1} \right] = \left[ 1 - \frac{\omega_n}{\omega_d} e^{-\omega_d T} \sin(\omega_d T + \phi) \right] V_{\text{in}}(z)z^{-1} + \frac{1}{C_f/\omega_d} e^{-\omega_d T} \sin(\omega_d T) I_{\text{in}}(z)z^{-1}.
\]
The derived model is validated in simulation. With reference to Fig. 2, the block diagram representation of an LC filter only without the current controller is considered (see Fig. 6), using the system parameters in Table II. A discrete-time sinusoidal input voltage is provided as input to the LC filter via a latch interface. For a better understanding, the one sample delay is neglected in this test. The simulation is performed at no load. To effectively validate (7) and (9), the LC filter in Fig. 6 is modelled in two different ways:

1) by using elementary transfer functions Simulink blocks for \( L_f, R \), the integrator terms \( 1/s \) and \( C_f \). The latch interface is modelled using a Zero-Order Hold block;

2) by replacing \( 1/(L_f s + R_f) \) and the latch interface with (7). Additionally, \( 1/(Cs) \) is replaced by (9). This is equivalent to test the block diagram in Fig. 4.

![Block diagram of the physical system.](image)

The inductor current and capacitor voltage provided by the two models are compared. With reference to Fig. 7, there is a perfect match at the sampling instants between the inductor current provided by the two models. It should be noted only model 2) provides access to the inductor current as an internal state. This is a key issue for design purposes. With reference to Fig. 8, the capacitor voltage simulated using the discrete-time model (see Fig. 4) is equal (at the sampling instants) to the capacitor voltage simulated using the continuous-time model.
Fig. 7. Inductor current (α-axis) - Comparison of modelling: TF Simulink blocks (plant modelling in the continuous time-domain); current simulated by using the derived model (block diagram showed in Fig. 4).

Fig. 8. Capacitor voltage (α-axis) - Comparison of modelling: TF Simulink blocks (plant modelling in the continuous time-domain); voltage simulated by using the derived model (block diagram showed in Fig. 4).

A more rigorous validation is based on applying, in open loop, the actual pulse-width modulated voltage provided by a three-phase power converter to an LC filter at no load conditions. Again, the one sample delay is not included in the analysis. In order to mitigate non-linearity effects introduced by PWM, the physical parameters in Table I are used to perform the simulation. The results are compared with those provided by the model based on (7) and (9).

To investigate the effect of the latch interface and one sample delay on the closed-loop TF, three different models with the inner current loop only and a P controller as regulator are considered (see Fig. 11, Fig. 13 and Fig. 15). The parameters in Table II and Table III are used for analysis. As the latch interface and one sample delay are neglected [see Fig. 11(a)], the physical system as seen from the controller simplifies to an RL load [see Fig. 11(b)]. This means the state feedback decoupling path perfectly cancels out the physical coupling of the capacitor voltage. As a consequence, the reference current is properly tracked with almost zero steady-state error (see Fig. 12). On the other hand, as the latch interface is included (see Fig. 13) the steady-state error between the reference and real inductor current increases (see Fig. 14). Given the reference current at $f = 50$ Hz in α-axis $i_\alpha^* = 5$ A, the real inductor current is $i_\alpha = 3.68$ A. This means $i_\alpha = 0.736 i_\alpha^*$, which corresponds to -2.68 dB, in accordance with the frequency response analysis at 50 Hz of Fig. 5. Additionally, with reference to Fig. 15, it can be seen the combined effect of the one sample delay and latch interface. An even higher steady-state error is observed (see Fig. 16), limiting the current loop control bandwidth. As Fig. 13 and Fig. 15 implement the plant modelling previously verified in Fig. 7 and Fig. 8, it can be concluded that state feedback decoupling is far from being ideal. Thus, a design procedure based on (7) and (9) provides a more accurate pole placement.

With reference to Fig. 9 and Fig. 10, it can be seen the average value of the controlled states provided by the two models are equivalent. In fact, by using synchronous sampling, the average value, mainly of the inductor current, is used for control purposes. All these results demonstrate the correctness of the devised model, which can be used for design purposes.

### TABLE I

**SYSTEM PARAMETERS FOR SIMULATION PURPOSES**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switching frequency</td>
<td>$f_s = 10$ kHz</td>
</tr>
<tr>
<td>Filter inductance</td>
<td>$L_f = 1.8$ mH</td>
</tr>
<tr>
<td>Filter capacitor</td>
<td>$C_f = 108 \mu F$</td>
</tr>
<tr>
<td>Inductor ESR</td>
<td>$R = 10 \Omega$</td>
</tr>
</tbody>
</table>
Fig. 11. Block diagram of the physical system with current loop only: (a) Plant modelling in the continuous time-domain; (b) Simplification of (a).

Fig. 12. Command tracking of the inductor current with $k_{pl} = 5.54$: (a) reference, real and inductor current error of the system ($\alpha$-axis) in Fig. 11.

Fig. 13. Block diagram of the physical system with current loop only and latch interface.

Fig. 14. Command tracking of the inductor current with $k_{pl} = 5.54$: (a) reference, real and inductor current error of the system ($\alpha$-axis) in Fig. 13.

Fig. 15. Block diagram of the physical system with current loop only, latch interface and one sample delay.

Fig. 16. Command tracking of the inductor current with $k_{pl} = 5.54$: (a) reference, real and inductor current error of the system ($\alpha$-axis) in Fig. 15.

IV. CURRENT REGULATOR DESIGN

Since voltage and current regulators are built in a cascade control configuration, serial tuning can be used for design purposes. For this reason, the loop characterized by the fastest dynamics is the first to be designed according to system requirements [26]. The proportional gain $k_{pl}$ of the current regulator is selected to achieve the desired bandwidth ($f_{bw}$), which in principle has to be much wider than the outer loops [27]. The reason is to avoid interactions between the outer and the inner loops. Moreover, the closed-loop controller bandwidth is mainly limited by the computation and PWM delays [15]. This limitation is overcome by implementing techniques aimed at compensating for the system delays. In this work, it is shown that the current control bandwidth can be designed for a third of the sampling frequency with wide stability margins, either by means of a P controller + Smith predictor or a P controller along with a lead compensator structure. The physical and control parameters for the current loop used both in simulation and in laboratory tests are presented in Table II and Table III.

<table>
<thead>
<tr>
<th>TABLE II</th>
<th>SYSTEM PARAMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter</td>
<td>Value</td>
</tr>
<tr>
<td>Switching frequency</td>
<td>$f_s = 10$ kHz</td>
</tr>
<tr>
<td>Filter inductance</td>
<td>$L_f = 1.8$ mH</td>
</tr>
<tr>
<td>Filter capacitor</td>
<td>$C_f = 108$ $\mu$F</td>
</tr>
<tr>
<td>Inductor ESR</td>
<td>$R_l = 10$ $\Omega$</td>
</tr>
<tr>
<td>Linear Load</td>
<td>$R_L = 68$ $\Omega$</td>
</tr>
<tr>
<td>Nonlinear load</td>
<td>$R_{NL} = 155$ $\Omega$</td>
</tr>
<tr>
<td>$L_{NL} = 0.084$ $mH$</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>TABLE III</th>
<th>CURRENT REGULATOR PARAMETERS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter</td>
<td>Value</td>
</tr>
<tr>
<td>Proportional gain w/o lead</td>
<td>$k_{pl} = 5.54$</td>
</tr>
<tr>
<td>Proportional and lead gains</td>
<td>$k_{pl} = 11.56$</td>
</tr>
<tr>
<td>$\omega_{nCL} = 4800 \pi$ rad/s, $\xi_{CL} = 0.707$, $f_{bw} = 3.1$ kHz</td>
<td>$k_i = 0.559$</td>
</tr>
<tr>
<td>Proportional gain with Smith Predictor $\omega = 3.1$ kHz</td>
<td>$k_{pl} = 14.62$</td>
</tr>
</tbody>
</table>
A simple P controller for the inner current loop, with a decoupling TF $G_{dec}(z) = 1$ (see Fig. 2) and the discrete-time model based on (7) are considered, as shown in the block diagram of Fig. 17.

$$\frac{I_{Lab}(z)}{I_{Lab}(z)} = \frac{k_{pl} b}{z^2 - az + kp_l b},$$  \hspace{1cm} (10)

Where $b = C \frac{a}{a_d} e^{-\xi \omega_d T} \sin(\omega_d T)$. For the system parameters in Table II, the root locus is shown in Fig. 18. It can be stated that, because of the delay, there is a limitation in the gain to achieve system dynamics with enough damping. There are two poles and just one variable ($k_{pl}$) which can change their locations. It is clear that it is not possible to place the roots at any desired location. The designed gain to achieve a damping of $\xi = 0.707$ is $k_{pl} = 5.54$, as presented in Table III.

![Fig. 17. Block diagram for design the inner current loop, including the lag introduced by computational delay.](image)

The closed-loop TF of the inner current loop in Fig. 17 is

$$\frac{I_{Lab}(z)}{I_{Lab}(z)} = \frac{k_{pl} b}{z^2 - az + kp_l b},$$  \hspace{1cm} (10)

Where $b = C \frac{a}{a_d} e^{-\xi \omega_d T} \sin(\omega_d T)$. For the system parameters in Table II, the root locus is shown in Fig. 18. It can be stated that, because of the delay, there is a limitation in the gain to achieve system dynamics with enough damping. There are two poles and just one variable ($k_{pl}$) which can change their locations. It is clear that it is not possible to place the roots at any desired location. The designed gain to achieve a damping of $\xi = 0.707$ is $k_{pl} = 5.54$, as presented in Table III.

![Fig. 18. Root locus of open loop TF in Fig. 17 including the lag introduced by PWM update.](image)

To widen the system bandwidth and still achieve a reasonable damped closed-loop response, it is possible to design a lead compensator as shown in Fig. 19, also referred to as ‘Delay prediction and Feedback’ [15].

$$\frac{I_{Lab}(z)}{I_{Lab}(z)} = \frac{k_{pl} b}{z^2 - az + kp_l b},$$  \hspace{1cm} (11)

where $k_{L}$ is the lead compensator gain. The poles of this TF must satisfy the relationship

$$z^2 - (p_1 + p_2)z + p_1p_2 = z^2 + (k_L - a)z - k_L a + k_{pl} b,$$  \hspace{1cm} (12)

where $p_1, p_2$ are the desired pole locations, defined as

$$p_{1,2} = e^{-\xi \omega_{nCL} T_s} [\cos(\omega_{dCL} T_s) \pm j \sin(\omega_{dCL} T_s)], \quad \omega_{dCL} = \omega_{nCL} \sqrt{1 - \xi^2}.$$  \hspace{1cm} (13)

Solving the system leads to

$$\begin{cases} k_L = a - (p_1 + p_2) \\ k_{pl} = (p_1 p_2 + k_L a) / b. \end{cases}$$  \hspace{1cm} (14)

For the case $\omega_{nCL} = 2\pi2400 \text{ rad/s}$ and $\xi = 0.707$, the poles are located at $p_{1,2} = 0.166 \pm 0.301$ and the bandwidth of the system is $f_{bw} = 3.1 \text{ kHz}$. The controller and lead compensator gains are presented in Table III. The resulting root locus with the lead compensator is shown in Fig. 20. The poles locations are more on the left compared to the previous case in Fig. 18, which means the system is faster [13]. Therefore, the proposed technique provides a wider bandwidth for the same damping factor.

![Fig. 20. Root locus of open loop TF in Fig. 19 including the lag introduced by PWM update, with the lead compensator: $k_L = 0.561$.](image)

As shown in Fig. 21, the system with the lead compensator is much more damped around the desired bandwidth.

![Fig. 21. Frequency response analysis with/without lead compensator, $k_L = 0.561$.](image)

The sensitivity to changes in the plant parameters is investigated. The system is less sensitive to variations in the ESR of the inductor (see Fig. 22) than to changes in the inductance value. The eigenvalue migration as the inductance value changes is shown in Fig. 23.
Another technique aimed at widening the bandwidth of the current regulator while still achieving good dynamic properties is based on the Smith Predictor structure [28]. The basic idea is to build a parallel model which cancels the system delay (see Fig. 24). In this way, the design of the controller can be performed using the un-delayed model of the plant. Robustness issues must be considered with this method. If there is any model error, especially in the delay itself, the Smith predictor can degrade the system performance. These aspects are verified in the experiments by changing the predicted values of the plant and computation delay.

The root locus of the system is shown in Fig. 25. In detail, the closed-loop pole corresponding to $f_{bw} = 3.1 \text{ kHz}$ is highlighted and the correspondent gain is reported also in Table II. Since the un-delayed model of the plant is considered, the design is made for a first-order system.

For the same damping the system response can be made faster than the model with the lead compensator, as can be seen by the step response in Fig. 26.

V. VOLTAGE REGULATOR DESIGN

The voltage regulator is based on PR controllers with a lead compensator structure. The inner current loop is based on a P controller, e.g. employed in [29], [25], along with Smith Predictor. The addition of resonant filters provides a good steady-state tracking of the fundamental component and mitigates the main harmonics associated to nonlinear loads. The gains of the system are selected to provide also a good dynamic response when the system is tested according to the requirements imposed by the normative for islanded systems. The voltage regulator TF is

\[ G_v(s) = k_{pv} + \sum_{h=1,5,7} k_{w,h} \frac{s \cos(\varphi_h) - h \omega_1 \sin(\varphi_h)}{s^2 + (h \omega_1)^2} \]  

(15)

The proportional gain $k_{pv}$ determines the bandwidth of the voltage regulator. In order for the cascaded loops to be effective, the inner current loop time constant should be lower than that of the voltage loop by one fourth up to one tenth [30]. As the effects of the delays are well compensated with the proposed P + Smith predictor for the inner controller, high bandwidth with wide stability margins is achieved. This allows the selection of a low outer over inner bandwidth ratio. According to [30] the minimum ratio is chosen and thus the voltage regulator is designed for around 700 Hz of bandwidth. The phase-leading angles at each harmonic frequency are set such that the trajectories of the open loop system on the

![Fig. 22. Eigenvalue migration as a function of variation in $R_{\text{rated}} = 0.1 \Omega \rightarrow R = 2 \Omega$.](image)

![Fig. 23. Eigenvalue migration as a function of variation in $L = 0.9 \text{ mH} \rightarrow 2L_{\text{rated}} = 3.6 \text{ mH}$.](image)

![Fig. 24. Block diagram for design the inner current loop, including the lag introduced by computational delay, and the model of the Smith Predictor.](image)

![Fig. 25. Root locus of open loop TF in Fig. 24 including the lag introduced by PWM update, with the Smith Predictor.](image)

![Fig. 26. Step response with the lead compensator ($k_z = 0.561$) and the Smith predictor for $f_{bw} = 3.1 \text{ kHz}$.](image)
Nyquist diagram, with the PR regulators at fundamental, 5th and 7th harmonics, guarantee a sensitivity peak $1/\eta$ lower than a threshold value [31]. In this work the threshold has been set to $\eta = 0.6$ at no-load condition. After calculating the phase-leading angles, the fundamental resonant gain $k_{IV,1}$ is selected in order to have a fast response to changes in the fundamental component. Equation (15) can be rewritten just for the resonant controller at fundamental, leading to the second-order system

$$G_v(s) = k_{pv} \frac{s^2 + k_{IV,1} \cos(\varphi_1)s + \left(\omega_1^2 - \frac{k_{IV,1}}{k_{pv}} \omega_1 \sin(\varphi_1)\right)}{s^2 + \omega_1^2} \quad (16)$$

According to Evans root locus theory, the open loop poles move towards the open loop zeros when the loop is closed. For this reason, the pair of zeros of the PR controller in (16) is moved as furthest as possible from the right half plane. This corresponds to the critically damped solution of the numerator equation, such that the pair of zeros of $G_v(s)$ is coincident. As a consequence, $k_{IV,1}$ can be designed according to

$$k_{IV,1} \geq K \frac{2k_{pv} \omega_{crit} \omega_1}{\cos(\varphi_1)} \quad (17)$$

Where the lower bound of the inequality refers to $K = 1$, with the damping factor $\omega_{crit} = 1$. For the phase-leading angle at fundamental frequency $\varphi_1 = 3.3^\circ$, the gain is $k_{IV,1} = 126$. The upper bound is set by $k_{IV,1}$ values which do not significantly degrade the relative stability of the closed-loop system.

The harmonic resonant gains are selected to have reduced transient oscillations [32], as well as to fulfill the requirements set by the IEC 62040 standard for UPS systems (see Table IV)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Proportional gain</td>
<td>$k_{pv} = 0.2$</td>
</tr>
<tr>
<td>Integral gains and lead angles</td>
<td>$k_{IV,1} = 126$, $\varphi_1 = 3.3^\circ$</td>
</tr>
<tr>
<td>$k_{IV,1} = 15$, $\varphi_2 = 37^\circ$</td>
<td></td>
</tr>
<tr>
<td>$k_{IV,1} = 15$, $\varphi_7 = 44^\circ$</td>
<td></td>
</tr>
</tbody>
</table>

In Fig. 27 the Nyquist diagram of the system in Fig. 2 with the parameters of Table III is shown. The inverse of the sensitivity peak, i.e. $\eta$, is almost equal to 0.8 at no-load condition with all the harmonic resonators activated. It should be noted the harmonic resonators at 5th and 7th do not intersect the unit circle since the voltage loop bandwidth is set much higher than the highest harmonic order of the resonant filters.

![Nyquist diagram](image)

**A. Anti-wind up scheme**

A discrete anti-wind up scheme must be implemented to avoid the saturation of the integral term in the voltage regulator. No anti-wind up scheme is needed for the current loop since a P controller is used as regulator. The anti-wind up scheme, which is based on a feedback implementation of inverse dynamics [33], is shown in Fig. 28 [28].

![Anti-wind up scheme](image)

This technique allows the states with bounded signals to be driven in any condition, i.e. also during demanding transients. This represents a major advantage compared to usual anti-wind up implementations, e.g. the frozen scheme [15].

According to [28], the controller $C(s)$ should be: i) biproper, i.e. zero relative degree between the TF numerator and denominator, and ii) minimum phase. If this is the case, the controller can be split into a direct feedthrough term ($C_{\infty}$) and a strictly proper transfer function $\tilde{C}(s)$

$$C(s) = C_{\infty} + \tilde{C}(s) \quad (18)$$

For the particular case of an ideal PR controller

$$C_{\infty} = k_{pv}; \quad \tilde{C}(s) = k_{IV,1} \frac{s}{s^2 + \omega_0^2} \quad (19)$$

$$C(s) = k_{pv} + k_{IV,1} \frac{s}{s^2 + \omega_0^2} \quad (20)$$

In normal operation ($u_{min} < \hat{u}(\hat{t}) < u_{max}$), the closed-loop TF (within the dotted line in Fig. 28) is equal to $C(s)$. During saturation, the input to the controller states is bounded.

As the anti-wind up scheme is implemented in the discrete-time domain, the following implementation issue, not recognizable in the s-domain, must be considered. In general,
the discrete-time implementation of the feedback path in normal operation (without the saturation block) takes the form in Fig. 29. If \( b_0 \neq 0 \), an algebraic loop arises, which means that this anti-wind up strategy cannot be implemented in real time. This is directly related to the discretization method used for \( \mathcal{C}(s) \).

A possibility to avoid the algebraic loop can be to use as discretization methods Zero-Order Hold (ZOH), Forward Euler (FE) or Zero-Pole Matching (ZPM), which assure \( b_0 = 0 \). As an example, the TF in the feedback path in Fig. 28 takes the form in Table V for ZPM and Impulse Invariant. This latter cannot be used otherwise an algebraic loop arises, even though it is usually recommended for direct implementations [7].

<table>
<thead>
<tr>
<th>Method</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Impulse</td>
<td>[-\frac{k_{pu}}{s} + \frac{k_p}{s} \cos(\omega_1) + \frac{k_2}{s} \cos(\omega_1 - \omega_2)]</td>
</tr>
<tr>
<td>Invariant</td>
<td>[\frac{k_{pu}}{s} + \frac{k_p}{s} \cos(\omega_1) + \frac{k_2}{s} \cos(\omega_1 - \omega_2)]</td>
</tr>
<tr>
<td>Zero-Pole</td>
<td>[-\frac{k_{pu}}{s} + \frac{k_p}{s} \cos(\omega_1) + \frac{k_2}{s} \cos(\omega_1 - \omega_2)]</td>
</tr>
<tr>
<td>Matching</td>
<td>[\frac{k_{pu}}{s} + \frac{k_p}{s} \cos(\omega_1) + \frac{k_2}{s} \cos(\omega_1 - \omega_2)]</td>
</tr>
</tbody>
</table>

In case FE is used as discretization method, the performance of the voltage controller is degraded since zero steady-state error is not achieved [7]. This can be seen in Fig. 30, where the frequency response of the controller discretized with these methods is shown. The gain at the resonant frequency is no more infinite if FE is used as discretization method.

After discretization, some errors arise at the resonant frequency. For this reason, the \( b_1 \) and \( b_2 \) coefficients should be re-calculated such that the inverse dynamics implementation matches the desired resonant frequency

\[
(a_1 + b_1 k_{pu}) = -2 \cos(\omega_1 T_s); \quad (a_2 + b_2 k_{pu}) = 1. \tag{22}
\]

This implementation provides zero steady-state error and a damped response after transients.

In the next section, the robustness of the controllers designed is verified via extensive experimental results performing step responses and step load changes with resistive and nonlinear loads.

VI. EXPERIMENTAL RESULTS

The power system of Fig. 1 was tested to check the theoretical analysis presented. For this purpose, a low scale test-bed has been built using a Danfoss 2.2 kW converter, driven by a dSpace DS1006 platform. The LC filter parameters and operational information are presented in Table II. In all the tests voltage decoupling is performed as shown in Fig. 2.

In order to compare the current loop performance with/without lead compensator schemes and Smith Predictor in terms of dynamic response, a step change of the inductor current is performed. In order to achieve approximately zero steady-state error with different control structures, the reference is multiplied by a constant, which is equivalent to multiply by a gain the closed-loop TF of the inductor current. It should be noted that the dynamics of the system with the current loop only, i.e. voltage loop disabled and the current reference is generated manually, are not affected by this gain, which is also significantly lower as the bandwidth is widened. For the case with the proportional gain only (see Fig. 17), the step response is degraded as \( k_{pl} \) is increased [see Fig. 31(a) and Fig. 31(b)]. This result also shows that due to additional losses the setup has more damping than expected. In Fig. 31(b) the step response is even less damped and more oscillatory for \( k_{pl} = 11.58 \). It is clear that there is a limitation in the achievable bandwidth due to the system delays.

If the control structure with a lead compensator is used (see Fig. 19), the bandwidth can be widened in comparison to the case with just a P controller for the same \( k_{pl} \) value, without degrading the dynamic performance. The step response for \( f_{bw} = 3.1 \) kHz, to which corresponds \( k_{pl} = 11.58 \), is less oscillatory than the result in Fig. 31(b), as shown in Fig. 32(a). The step response is even faster if the Smith predictor, designed for the same bandwidth, is used to perform the test [see Fig. 32(b)]. The main reason is due to the fact that the Smith predictor produces a system similar to a first order one. These results are in accordance with the step responses shown in Section IV in Fig. 26.
Fig. 31. Step response, reference (5 A/div), real (5 A/div) and inductor current error (2 A/div) (α-axis), time scale (200 µs/div): (a) P controller, \( k_p = 5.54 \); (b) P controller, \( k_p = 11.58 \).

The sensitivity to changes in the predicted parameters values is verified. For this purpose, the predicted inductor value \( L_{SP} \) is set twice than the rated value [see Fig. 33(a)]. The predicted ESR of the inductor \( R_{SP} \) is increased by ten times [see Fig. 33(b)]. The Smith Predictor is almost insensitive to changes in \( R_{SP} \), while is more dependent on \( L_{SP} \). Nevertheless, even with huge variations in these parameters, the step response has an acceptable behavior. The predicted computation delay \( T_{DSP} \) is changed to 0.5\( T_s \) and 2\( T_s \), as can be seen in Fig. 33(c) and Fig. 33(d). The system becomes more oscillatory during transients, in particular if \( T_{DSP} \) is higher than the real computation delay.

A P controller with Smith Predictor is chosen because computation and PWM delays are well-known deterministic parameters in this application and hence, it can be concluded that this current controller is feasible to be used as inner current loop. For this reason all the following results (from Fig. 34 to Fig. 38) regarding the voltage loop are obtained with voltage decoupling, P + Smith Predictor as current regulator and the anti-wind up scheme proposed in the previous section. The parameters of the system are presented in Table II. In Fig. 34(a) a 100% linear step load change is shown, using just the regulator at the fundamental frequency. The results obtained are compared to the envelope of the voltage deviation \( v_{dev} \) as reported in the IEC 62040 standard for UPS systems [see Fig. 34(b)]. It can be seen that the system reaches steady-state in less than half a cycle after the load step change. The dynamic response is within the limits imposed by the standard. Moreover, the dynamics of the inductor current in α-axis are shown in Fig. 34(c). These last data have been recorded in dSpace ControlDesk scopes and then plotted in Matlab. Since
the capacitor voltage is sinusoidal, the inductor current is slightly distorted even in case a linear load is supplied.

![Diagram](image1)

![Diagram](image2)

![Diagram](image3)

Fig. 34. Linear step load changing (0 – 100%): (a) reference (200 V/div), real (200 V/div) and capacitor voltage error (50 V/div) (α-axis), time scale (4 ms/div); (b) Dynamic characteristics according to IEC 62040 standard for linear loads: overvoltage ($v_{dev} > 0$) and undervoltage ($v_{dev} < 0$); (c) reference, real and inductor current error (α-axis).

A diode bridge rectifier with an LC output filter supplying a resistive load is used as nonlinear load. Its parameters are presented in Table II. A 100% nonlinear step load change is performed with and without the harmonic compensators (HC) tuned at the 5th and 7th harmonics. The results are in accordance with the standard IEC 62040 even for linear loads, as can be seen in Fig. 35(b) and Fig. 36(b). The correspondent inductor current in α-axis for the test performed without HC is shown in Fig. 35(c). A similar trend for the inductor current is achieved with the HC activated. It is evident in Fig. 36(b) that the benefits of using the harmonic compensators are in a lower steady-state error.

![Diagram](image4)

![Diagram](image5)

![Diagram](image6)

Fig. 35. Nonlinear step load changing (0 – 100%) without HC: (a) reference (200 V/div), real (200 V/div) and capacitor voltage error (50 V/div) (α-axis), time scale (10 ms/div); (b) Dynamic characteristics according to IEC 62040 standard for linear and nonlinear loads: overvoltage ($v_{dev} > 0$) and undervoltage ($v_{dev} < 0$); (c) reference, real and inductor current error (α-axis).

Fig. 36. Nonlinear step load changing (0 – 100%) with HC at 5th and 7th harmonics: (a) reference (200 V/div), real (200 V/div) and capacitor voltage error (50 V/div) (α-axis), time scale (10 ms/div); (b) Dynamic characteristics according to IEC 62040 standard for linear and nonlinear loads: overvoltage ($v_{dev} > 0$) and undervoltage ($v_{dev} < 0$).

To verify the attenuation of triplen harmonics, a 100% nonlinear unbalance (one phase open) step load change is performed, using the harmonic compensator at the fundamental frequency only. The response is again in the boundaries imposed to linear loads [see Fig. 37(a)]. The FFT results in Fig. 37(b) show the mitigation of the 3rd harmonic component by a large extent, even with just the resonator tuned at the fundamental frequency. These results show the benefits of widening the bandwidth for the voltage loop, which can be
achieved with the design of the inner current loop based on Smith predictor.

![Graph](image)

**Fig. 37.** Unbalance nonlinear step load changing (0 – 100%): (a) Dynamic characteristics according to IEC 62040 standard for linear and nonlinear loads: overvoltage ($V_{\text{dev}} > 0$) and undervoltage ($V_{\text{dev}} < 0$) without HC; (b) FFT of the capacitor voltage.

In order to show the performance of the anti-wind up implementation, a saturated control action (current reference) along with results of a step change from rated load to overload conditions and vice versa are shown in Fig. 38(a) and Fig. 38(b). The current limiter is set to 8 A as well as the saturation blocks in the anti-wind up scheme. It can be noted the output of the integral is bounded because of the anti-wind up scheme implemented.

![Graph](image)

**Fig. 38.** Linear step load changing (100% - 950% and vice versa) - integral output (100 V/div), real capacitor voltage (200 V/div) and real inductor current (5 A/div) (a-axis), time scale (20 ms/div): (a) from rated load (68 Ω) to overload conditions (7.2 Ω); (b) from overload conditions (7.2 Ω) to rated load (68 Ω).

Recent approaches in the control of power converters working in standalone applications have proved that state-feedback decoupling allows better dynamic response to be achieved. In this context, the model derived directly in the discrete-time domain permits a clear representation of the limitations in dynamics introduced by computation and PWM delays when state feedback voltage decoupling is performed. The simulation results validate the discrete-time model developed, which allows access to the internal states of the system. In order to enhance the current controller dynamics, a P controller with a lead compensator and Smith Predictor structure are implemented and compared. The implementation based on Smith Predictor has been shown to provide the fastest response to changes in the reference inductor current, allowing the current loop bandwidth to be widened while still preserving good dynamic properties. The wider inner current control bandwidth permits the bandwidth of the voltage loop to be increased. A systematic design methodology based on the Nyquist criterion allows the fundamental integral gain value to be identified by means of a straightforward mathematical relationship. As the dynamics of the voltage loop are faster, an anti-wind up scheme becomes even more important. The proposed design in the discrete-time domain of the anti-wind up scheme based on a feedback implementation of inverse dynamics avoids algebraic loops, which could arise depending on the discretization method employed.

The overall design provides good performance both in steady-state and transient conditions. More specifically, the requirements during the transient, imposed by the UPS standard IEC 62040, are verified according to the design proposed for the current and voltage regulators. Moreover, when a balanced or even unbalanced nonlinear load is supplied, the dynamic response is within the standards imposed to linear loads with just the compensator tuned at fundamental frequency.

**APPENDIX**

In this section the derivation of the first Cross-Coupled State Equation is provided, following the step-by-step methodology provided in Section II. Moreover, the derivation of the transfer function $V_{\text{gap}}(z)/I_{\text{gap}}(z)$ is provided.

Eq. (6) is derived as follows. Firstly, the Inverse Laplace Transform applied to (3) leads to

$$v_c(t) = \left[ 1 - \frac{1}{\sqrt{1 - \xi^2}} e^{-\omega_d t} \sin(\omega_d t + \phi) \right] V_i(t = 0)$$

![Equation](image)

**A.1**

Accordingly, the response in the next sample time is
\[
v_c(t^\prime) = \left[ 1 - \frac{1}{\sqrt{1 - \xi^2}} e^{-\xi \omega_T \sin(\omega_T t + \phi)} \right] v_c(t = 0) - \frac{a_{1}}{a_d} e^{-\xi \omega_T \sin(\omega_T t - \phi)} v_c(t = 0) + 2 \frac{a_{1}}{a_d} e^{-\xi \omega_T \sin(\omega_T t)} v_c(t = 0) + \frac{1}{a_d} e^{-\xi \omega_T \sin(\omega_T t)} e_c(t = 0).
\]

The solution at a generic sample instant is
\[
v_c(kT^\prime) = \left[ 1 - \frac{1}{\sqrt{1 - \xi^2}} e^{-\xi \omega_T \sin(\omega_T t + \phi)} \right] v_c((k-1)T^\prime) - \frac{a_{1}}{a_d} e^{-\xi \omega_T \sin(\omega_T t - \phi)} v_c((k-1)T^\prime) + 2 \frac{a_{1}}{a_d} e^{-\xi \omega_T \sin(\omega_T t)} v_c((k-1)T^\prime) + \frac{1}{a_d} e^{-\xi \omega_T \sin(\omega_T t)} e_c((k-1)T^\prime).
\]

This equation cannot be written in transfer function format due to the term \(e_c((k-1)T^\prime)\). However, being \(\frac{1}{c_T} c_i((k-1)T^\prime)\), this model with cross-coupling can be written as
\[
v_i(kT^\prime) = \left[ 1 - \frac{1}{\sqrt{1 - \xi^2}} e^{-\xi \omega_T \sin(\omega_T t + \phi)} \right] v_i((k-1)T^\prime) - \frac{a_{1}}{a_d} e^{-\xi \omega_T \sin(\omega_T t - \phi)} v_i((k-1)T^\prime) + 2 \frac{a_{1}}{a_d} e^{-\xi \omega_T \sin(\omega_T t)} v_i((k-1)T^\prime) + \frac{1}{c_T} e^{-\xi \omega_T \sin(\omega_T t)} I_{ Lag}(kT^\prime).
\]

By substituting for the \(z\) operator in the discrete-time domain and by transforming to the \(\theta\) stationary reference frame leads to
\[
\frac{V_{cap}(z)}{V_{lag}(z)} = \frac{a_1 z^{-1} + a_2 z^{-2}}{1 + b_1 z^{-1} + b_2 z^{-2}}
\]

where
\[
a_1 = 1 - \frac{\xi}{\omega_d} e^{-\xi \omega_T \sin(\omega_T t - \phi)} - \frac{2 \xi}{\omega_d} e^{-\xi \omega_T \sin(\omega_T t)}
\]
\[
a_2 = \frac{\xi}{\omega_d} e^{-\xi \omega_T \sin(\omega_T t) - \xi \omega_T \cos(\omega_T t)} + e^{-2 \xi \omega_T}
\]
\[
b_1 = -2 e^{-\xi \omega_T \sin(\omega_T t)} + e^{-2 \xi \omega_T}
\]
\[
b_2 = 2 e^{-\xi \omega_T \cos(\omega_T t)}
\]

Similarly, starting from (6) we can achieve the transfer function \(I_{ Lag}(z)/V_{ Lag}(z)\) already including the output voltage feedback, i.e. \(V_{ cap}(z)\)
\[
I_{ Lag}(z) = \left[ \frac{C_f a_1^2}{a_d^2} e^{-\xi \omega_T \sin(\omega_T t)} \right] (z^{-1} - z^{-2})
\]

The derivation of (A.7) is necessary to obtain the transfer function \(V_{ cap}(z)/I_{ Lag}(z)\). In fact, by considering (A.6) and (A.7), the relationship between \(I_{ Lag}(z)\) and \(V_{ cap}(z)\) can be derived as
\[
\frac{V_{ cap}(z)}{I_{ Lag}(z)} = \frac{V_{ cap}(z)}{V_{ lag}(z)} \cdot \frac{V_{ lag}(z)}{I_{ Lag}(z)}
\]


**Luiz A. de S. Ribeiro** (M’98) received the M.Sc. and Ph.D. degrees from the Federal University of Parába, Campina Grande, Brazil, in 1995 and 1998, respectively. During the period 1996-1998 and 2004-2004, he was a visiting scholar and post-doctor at the University of Wisconsin, Madison, WI, USA, working on parameter estimation of induction machines and sensorless control of AC machines. In 2015 he was a research guest at Aalborg University. Since 2008, he has been an Associate Professor with the Federal University of Maranhão, São Luís, Brazil. His main areas of research interest include electric machines and drives, power electronics, and renewable energy.

**Michele Pastorelli** (M’05) was born in Novara, Italy, in 1962. He received the Laurea and Ph.D. degrees in electrical engineering from the Politecnico di Torino, Turin, Italy, in 1987 and 1992, respectively. Since 1988, he has been with the Politecnico di Torino, where he has been a Full Professor of electrical machines and drives since November 2006. He has authored about 100 papers published in technical journals and conference proceedings. His scientific activity concerns power electronics, high performance servo drives, and energetic behaviors of electrical machines. His main research interests include synchronous drives for both industrial and commercial residential applications. He has been involved as a Consultant in research contracts with foreign and Italian industries. He has been in charge of several national research projects funded by the Italian Research Ministry in the field of ac drives.

**Francisco D. Freijedo** (M’07) received the M.Sc. degree in Physics from the University of Santiago de Compostela, Santiago de Compostela, Spain, in 2002 and the Ph.D. degree from the University of Vigo, Vigo, Spain, in 2009. From 2005 to 2011, he was a Lecturer with the Department of Electronics Technology of the University of Vigo. From 2011 to 2014, he worked in Gamesa Innovation and Technology as a power electronics control engineer for renewable energy applications.

From 2014 to 2016 he was a Postdoctoral researcher at the Department of Energy Technology of Aalborg University. Since 2016, he is a Postdoctoral Researcher at the Power Electronics Lab of the Ecole Polytechnique Fédérale de Lausanne. His main research interest is focused on power conversion technologies.

**Josep M. Guerrero** (S’01-M’04-SM’08-FM’15) received the B.Sc. degree in telecommunications engineering, the M.Sc. degree in electronics engineering, and the Ph.D. degree in power electronics from the Technical University of Catalonia, Barcelona, in 2000 and 2003, respectively. Since 2011, he has been a Full Professor with the Department of Energy Technology, Aalborg University, Denmark, where he is responsible for the Microgrid Research Program. From 2012 he is a guest Professor at the Chinese Academy of Science and the Nanjing University of Aeronautics and Astronautics; and from 2014 he is chair Professor in Shandong University. His research interests are oriented to different microgrid aspects, including power electronics, distributed energy-storage systems, hierarchical and cooperative control, energy management systems, and optimization of microgrids and islanded minigrids. In 2014 he was awarded by Thomson Reuters as ISI Highly Cited Researcher, and in 2015 same year he was elevated as IEEE Fellow for contributions to “distributed power systems and microgrids”. www.microgrids.et.aau.dk