Analysis of loss distribution of Conventional Boost, Z-source and Y-source Converters for wide power and voltage range

Brwene Gadalla\textsuperscript{(1)}, Erik Schaltz\textsuperscript{(1)}, \textit{Member IEEE}, Yam Siwakoti\textsuperscript{(2)}, \textit{Member IEEE}, Frede Blaabjerg\textsuperscript{(1)}, \textit{Fellow, IEEE}

Department of Energy Technology, Aalborg University\textsuperscript{(1)}
Aalborg 9220, Denmark

Department of Electrical, Mechanical and Mechatronic Systems, University of Technology Sydney\textsuperscript{(2)}
Sydney, Australia

bag@et.aau.dk, esc@et.aau.dk, Yam.Siwakoti@uts.edu.au, fbl@et.aau.dk

Abstract—Boost converters are needed in many applications which require the output voltage to be higher than the input voltage. Recently, boost type converters have been applied for industrial applications, and hence it has become an interesting topic of research. Many researchers proposed different impedance source converters with their unique advantages as having a high voltage gain in a small range of duty cycle ratio. However, the thermal behaviour of the semiconductor devices and passive elements in the impedance source converter is an important issue from a reliability point of view and it has not been investigated yet. Therefore, this paper presents a comparison between the conventional boost, the Z-source, and the Y-source converters based on a thermal evaluation of the semiconductors. In addition, the three topologies are also compared with respect to their efficiency. In this study the results show that the boost converter has higher efficiency than the Z-source and Y-source converter for these specific voltage gain of 2 and 4. The operational principle, mathematical derivations, simulation results and final comparisons are presented in this paper.

Key words-boost converter; Z-source converter; Y-source converter; winding losses; core losses; gain; thermal design; reliability

I. INTRODUCTION

Boost type converters are essentially needed for many renewable energy applications such as Photo Voltaic (PV), Wind Turbine (WT) and automotive applications (electric and hybrid vehicles) as these often have lower input voltage than the required load voltage. In conventional boost converters, the demanded voltage gain normally requires higher duty cycle (sometimes close to unity), which leads to high conduction losses, higher voltage and current stresses on the switching devices. However, the aforementioned stressor factors may critically affect the reliability and the lifetime of the power electronic components. According to a review based on condition monitoring for device reliability in power electronic systems presented in [1], semiconductor and soldering failures in device modules are sharing totally 34\% of converter system failures in Fig. 1. In today’s perspective toward the reliability assessment of power electronic components and systems, three main aspects should be considered as shown in Fig. 2 [2].

The design and verification aspect could be related to cover the aforementioned shortcomings in the conventional boost converter shown in Fig. 3. Both Z-source and Y-source as shown in Fig. 4 and Fig.5 converters were proposed by the researchers as impedance source network converters to compromise the high voltage gain with small duty cycle ratio. Due to their flexibility for a wide voltage ranges and power conversions (DC-DC, DC-AC, AC-AC, and DC-AC) [8], various types of impedance source networks were reported as a solution to overcome the limitations of the voltage source inverter VSI, current source inverter CSI and some of the conventional uni/bi-directional converters [9].

Moreover, an important advantage of the impedance net-
In this paper the conventional boost, Z-source and Y-source converters are compared in terms of their efficiencies and different applications [3, 4]. The ZSC has the capability of ideally voltage boost with ($D>0.5$). The two modes of operation are as following:

a) During the on-state: the switch is closed, the current flows through the inductor and store the energy in a magnetic field.

b) During the off-state: the switch is open, the current passed will be reduced as the voltage across the inductor is reversed and the magnetic field previously created will decrease to maintain the current flow to the load and the current through the diode will charge the capacitor giving a higher voltage.

The input/output voltage relationship is expressed in (1) as:

$$V_{out} = \frac{V_{in}}{1-D}$$ \hspace{1cm} (1)

where $V_{out}$ is the output voltage, $V_{in}$ is the input voltage and $D$ is the duty cycle needed for the required voltage gain [13].

**B. Z-source converter**

The Z-source converter (ZSC) is a very convenient topology in many alternative energy sources and different applications [3, 4]. The ZSC has the capability of ideally giving an output voltage range from zero to infinity regardless of the input voltage. The Z-Source converter circuit, and its two modes of operation are shown in Fig. 4. It consists of two inductors ($L_1, L_2$) and two capacitors ($C_1, C_2$) connected in X shape to be coupled to the dc voltage source. The ZSC can produce a required dc output voltage regardless of the input dc source voltage. The two modes of operation are as the following:

a) In the on-state: the switch is closed and the impedance capacitors ($C_1, C_2$) release energy to the inductors ($L_1, L_2$) and then the voltage source and the load will disconnect the Z-source network due to the turn off of the diodes ($D_1, D_2$). The major concern is the large conduction current passing through the switch during the on state, which may decrease the converter efficiency.

b) In the off-state: the switch is opened and the input voltage will supply energy to the load through the two inductors as well as add energy to the two capacitors to compensate the energy lost during the on state.

The input/output voltage relationship is expressed in (2) as:

$$V_{out} = \frac{V_{in}}{1-2D}$$ \hspace{1cm} (2)

where $V_{out}$ is the output voltage, $V_{in}$ is the input voltage and $D$ is the duty cycle needed for the required voltage gain [3, 4].

**C. Y-source converter**

The Y-source converter is a promising topology for higher voltage gain in a small duty ratio and has a very wide range.
of adjusting the voltage gain [5–7]. The range of duty cycle in the Y-source is narrower than the Z-source and the boost converter. Fig. 5 shows the Y-source impedance network and its two modes of operation. It is realized by a three-winding coupled inductor \((N_1, N_2, \text{and } N_3)\) for introducing the high boost at a small duty ratio for the SW. It has an active switch SW, two diodes \((D_1, D_2)\), a capacitor \(C_1\), and the windings of the coupled inductor are connected directly to SW and \(D_1\), to ensure a very small leakage inductance at its winding terminals. The two modes of operation are as the following:

a) In the on-state: the switch is closed, \(D_1\) and \(D_2\) are off causing the capacitor \(C_1\) to charge the magnetizing inductor of the coupled transformer and capacitor \(C_2\) discharge to power the load.

b) In the off-state: the switch is opened, \(D_1\) starts to conduct causing the input voltage to recharge the capacitor \(C_1\) and the energy from the supply and the transformer will also flow to the load. When \(D_2\) starts conducting, it recharges \(C_2\) and the load is to be continuously powered.

The input/output voltage relationship is expressed in (3) as:

\[
V_{\text{out}} = \frac{V_{\text{in}}}{1 - KD}
\]

where \(V_{\text{out}}\) is the output voltage, \(V_{\text{in}}\) is the input voltage, \(D\) is the duty cycle [5–7] and \(K\) is the winding factor. The winding factor \(K\) is calculated according to the turns ratio of the three-winding coupled inductor and it is expressed in (4) as:

\[
K = \frac{N_1 + N_3}{N_3 - N_2}
\]

where \((N_1 : N_2 : N_3)\) are the winding ratios of the coupled inductor.

A comparison between the inductors, the capacitors design, voltage and current ripples for the three converters is shown in Table I.
### TABLE I. Component design for the Boost, Z-source and Y-source converters

<table>
<thead>
<tr>
<th>Components</th>
<th>Boost</th>
<th>Z-source</th>
<th>Y-source</th>
</tr>
</thead>
<tbody>
<tr>
<td>Current ripple across inductor</td>
<td>$\Delta I_c = 0.2 \times \frac{P_{in}}{V_{in}}$</td>
<td>$\Delta I_c = 20% I_L$</td>
<td>$\Delta I_c = 20% I_m$</td>
</tr>
<tr>
<td>Voltage ripple across capacitor</td>
<td>$\Delta V_{cap} = 2% V_{out}$</td>
<td>$\Delta V_{cap} = 2% V_{out}$</td>
<td>$\Delta V_{cap} = 2% V_{out}$</td>
</tr>
</tbody>
</table>

#### Inductor equation

$L = \frac{V_{in} \times D}{\Delta I_c \times f_{sw}}$

$L = L_i = L_o = \frac{T \times V}{\Delta V_{cap}}$

$L = L_o + L_{li}$

#### Capacitor equation

$C_{cap} = \frac{I_{cap(on)} \times D}{f_{sw} \times \Delta V_{cap}}$

$C_{cap} = \frac{V_{cap} \times D}{R_i \times f_{sw} \times \Delta V_{cap}}$

where $v_{cc}$ is the on state voltage, $i_{ce}$ is the on state current. The time period $T$ is as given in (7):

$$T = \frac{1}{f_{sw}}$$

where $f_{sw}$ is inversely proportional to the time period $T$.

### III. EVALUATION OF POWER LOSSES AND THERMAL PERFORMANCE

In this section, the formulas for calculating the relevant power losses are presented. PLECS toolbox is used for the three converter analysis. The parameters selected for each converter are compared according to the passive components counts and their voltage and current ripples are as shown in Table I. The same for the switching devices, which are designed according to each converter requirements for the voltage and current ratings for a realistic comparison.

#### A. Switching and conduction losses calculations

Switching losses occur when the device is transitioning from the blocking state to the conducting state and vice-versa. This interval is characterized by a significant voltage across its terminals and a significant current through it. The energy dissipated in each transition needs to be multiplied by the switching frequency to obtain the switching losses;

The switching losses $P_{sw}$ are expressed in (5) as:

$$P_{sw} = (E_{on} + E_{off}) \times f_{sw}$$

where $E_{on}$ and $E_{off}$ are the energy losses during turn on and turn off of the switch, $f_{sw}$ is the switching frequency.

Conduction losses occur when the device is in full conduction mode. These losses are in direct relationship with the duty cycle.

The average conduction losses $P_{cond}$ are expressed in (6) as:

$$P_{avg,cond} = \frac{1}{T} \int_0^T [v_{cc}(t) \times i_{ce}(t)] \, dt$$

B. Capacitor ESR losses calculations

The Capacitor Equivalent Series Resistance (ESR) is the value of the resistance, which is equal to the total effect of a large set of energy loss mechanisms occurring under the operating conditions where it can be a parameter to measure the capacitor losses. The capacitor losses are expressed in (8) as:

$$P_{cap.loss} = I_{cap}^2 \times ESR$$

where $I_{cap}$ is the rms current passing through the capacitor, and $ESR$ is the equivalent series resistance measuring the effect of the losses dissipated in the capacitor.

C. Winding and core losses calculations

According to the Steinmetz’s equation, which is a physics based equation used to calculate the core loss of magnetic materials due to hysteresis. The core losses are expressed in (9):

$$P_v = k f^\alpha \dot{B}^\beta$$

where $\dot{B}$ is the peak flux density excitation with frequency $f$, $P_v$ is the time-average power loss per unit volume, and $(\alpha, \beta, k)$ are the material parameters found by curve fitting.

The improved generalized Steinmetz’s equation is expressed in (10):

$$P_v = \frac{1}{T} \int_0^T k_1 \left| \frac{dB}{dt} \right|^\alpha (\Delta B^{\beta-\alpha}) \, dt$$
where $\Delta B$ is the flux density from peak to peak and in (11):

$$
k_i = \frac{k}{(2\pi)^{\alpha-1} \int_0^{2\pi} [\cos \theta]^{\alpha} \times 2^{\beta-\alpha} \cdot d\theta}
$$

(11)

where $\theta$ is the angle of the sinusoidal waveform simulated.

The copper losses in the winding describe the energy dissipated by the resistance in the wire used in the coil. It is divided into 2 types (DC and AC winding loss). The DC winding losses can be calculated in (12) as:

$$
P_{DC} = I_{av}^2 \times R_{DC}
$$

(12)

where $(P_{DC})$ is the DC copper losses in the winding, $I_{av}$ is the average current passing through the wire, and $R_{DC}$ is the DC resistance of the wire.

AC copper losses can be significant for large current ripple and for higher frequency. It can be calculated through the skin effect, where the current density is an exponentially decaying function of the distance into the wire, with the characteristic length $\delta$ is known as the skin depth in (13) as:

$$
\delta = \frac{7.5}{\sqrt{f_s}}
$$

(13)

where $\delta$ is the skin depth in cm, and $f_s$ is the switching frequency which in our design is 20 kHz.

In order to calculate the AC resistance $R_{AC}$, the thickness $h$ of the wire should be known since it is a function of the DC resistance $R_{DC}$ which can be calculated in (14):

$$
R_{AC} = \frac{h}{\delta} \times R_{DC}
$$

(14)

where $h$ is the thickness of the wire in cm.

The AC winding losses can be calculated as given in (15) as:

$$
P_{AC} = I_{AC-rms}^2 \times R_{AC}
$$

(15)

where $P_{AC}$ is the AC winding loss, $I_{AC-rms}$ is AC ripple rms current passing through the wire, and $R_{AC}$ is the AC winding resistance.

D. Magnetic core design calculations

In this section, the magnetic core design [14] is illustrated through the following steps:

1) In order to select a proper core size, the DC current $I_{DC}$ in Ampere and the inductance $L$ in milh (mH) Henry required with DC bias should be known to select the core from the core selector chart according to the calculated value (mH.A²) in (16):

$$
LI_{DC}^2 = \text{value}
$$

(16)

A high flux 58337 core [14] was selected for the 3 converters in order to have fair comparison from an efficiency point of view for the voltage gain of 2.

2) Inductance, core size and permeability are now known, then calculating the number of turns by determining the minimum inductance factor $A_{Lmin}$ by using the worst case negative tolerance (generally $-8\%$) given in the core data sheet in (17) and (18):

$$
A_{Lmin} = A_l - 0.08A_l
$$

(17)

$$
N = \sqrt{\frac{L \times 10^5}{A_{Lmin}}}
$$

(18)

where $A_l$ is the inductance factor found in the core data sheet (nH/T²), $A_{Lmin}$ is the minimum inductance factor (nH/T²), and $L$ is the inductance in (µH).

3) Choosing the suitable wire size according to rated power and calculated number of turns $(N)$, is the last step before calculating the DC resistance according to the wire size with window fill assumed to be 40% in (19) as:

$$
C_A = \frac{W_f \times W_A}{N}
$$

(19)

where $C_A$ is the wire area, $W_f$ in the window fill, and $N$ is the no. of turns.

4) The DC resistance can be estimated after knowing the winding factor of the core, wire gauge (AWG), and the number of turns. The DC resistance can be calculated in (20) as:

$$
R_{DC} = MLT \times N \times \Omega/\text{Length}
$$

(20)

where $MLT$ is the mean length per turn, and $\Omega/\text{Length}$ is the resistance per meter.

Furthermore, in the voltage gain of 4 METGLAS power-lite C-core [15] is used and $K_d$-method is applied [16].

IV. SIMULATION RESULTS AND DISCUSSION

In this section, different power loadings for the voltage gain equal to 2 and 4 are presented in order to demonstrate a fair comparison between the 3 topologies with respect to the thermal performance and the losses (switching, conduction, capacitor ESR losses, core and winding losses) for calculating the efficiency of each converter. Thermal and efficiency investigation are presented in a separate subsection. Table II summarizes the specifications and the requirements used in the simulation results.

The design specifications for each voltage gain are given separately for each topology as it can be seen from Table III, which summarize the semiconductor devices average current and voltage ratings used in the 3 converters. These ratings are based on the required voltage gain for each converter separately.

A. Junction temperature investigation of the switch under different power loading

For each semiconductor a heat sink has been designed. A maximum junction temperature of 125 °C has been used a design constraint. The estimation of the junction temperature
TABLE II. Common specifications and simulation parameters for the Boost, Z-source and Y-source converters

<table>
<thead>
<tr>
<th>Gain 2</th>
<th>Gain 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum Power rating</td>
<td>20 kW</td>
</tr>
<tr>
<td>Input voltage $V_{in}$</td>
<td>200 V ( \div ) 100 V *</td>
</tr>
<tr>
<td>Output voltage $V_{out}$</td>
<td>400 V</td>
</tr>
<tr>
<td>Switching frequency $f_s$</td>
<td>20 kHz</td>
</tr>
<tr>
<td>Resistive load $R_L$</td>
<td>8 $\Omega$</td>
</tr>
<tr>
<td>Maximum junction temperature $T_{j,\text{max}}$</td>
<td>125 °C</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Simulation parameters</th>
<th>Boost</th>
<th>Z-source</th>
<th>Y-source</th>
</tr>
</thead>
<tbody>
<tr>
<td>Duty cycle $D$</td>
<td>0.5</td>
<td>0.25</td>
<td>0.167</td>
</tr>
<tr>
<td>No. of turns</td>
<td>64</td>
<td>55</td>
<td>(32:32:64)</td>
</tr>
<tr>
<td>Switch RMS current</td>
<td>71 A</td>
<td>100 A</td>
<td>120 A</td>
</tr>
</tbody>
</table>

* Input voltage for gain 4

TABLE III. Semiconductor devices selection for the three converters and their different voltage gains.

<table>
<thead>
<tr>
<th>Converter</th>
<th>Semiconductor devices</th>
<th>Gain 2</th>
<th>Gain 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>Boost</td>
<td>IGBT (IXX200N60C3)</td>
<td>600 V and 200 A</td>
<td>(MG06600WB-BN4MM)</td>
</tr>
<tr>
<td></td>
<td>Diode ($D_1$) (IDW100E60)</td>
<td>600 V and 100 A</td>
<td>(DB2F200N/P6S)</td>
</tr>
<tr>
<td>Z-source</td>
<td>IGBT (MG06400D-BN4MM)</td>
<td>600 V and 400 A</td>
<td>(MG06600WB-BN4MM)</td>
</tr>
<tr>
<td></td>
<td>Diode ($D_1$) (DS1F300N6S)</td>
<td>600 V and 300 A</td>
<td>(SD600N/R Series)</td>
</tr>
<tr>
<td></td>
<td>Diode ($D_2$) (DS1F300N6S)</td>
<td>600 V and 300 A</td>
<td></td>
</tr>
<tr>
<td>Y-source</td>
<td>IGBT (MG06600WB-BN4MM)</td>
<td>600 V and 600 A</td>
<td>(MG06600WB-BN4MM)</td>
</tr>
<tr>
<td></td>
<td>Diode ($D_1$) (VSK.9112 )</td>
<td>1200 V and 100 A</td>
<td>(SKN 501/12 Semikron)</td>
</tr>
<tr>
<td></td>
<td>Diode ($D_2$) (DS1F300N6S)</td>
<td>600 V and 300 A</td>
<td>(DS1F300N6S)</td>
</tr>
</tbody>
</table>

of the switches are done according to the thermal model and the mapped losses using the PLECS toolbox. The estimation of the junction temperatures are different for the 3 topologies, since the desired thermal resistance of the heat sink is not the exact calculated value found in the manufactured heat sinks.

Fig. 6. Junction temperature variation of the switch at different power loading and using a voltage gain of 2.

In this case, the load power is varying from 1 to 20 kW, and a constant ambient temperature is assumed which is 25 °C. The junction temperature variation results of the compared topologies are shown in Fig. 6 for voltage gain of 2. Fig. 7 shows the junction temperature variation at different loading power for voltage gain of 4.

B. Efficiency investigation under different power loading

In this subsection the efficiency is calculated according to the total power losses for each converter as listed in the beginning of section IV using the same conditions listed in}

Fig. 7. Junction temperature variation of the switch at different power loading and using a voltage gain of 4.
**TABLE IV.** Distribution of the different losses for the Boost converter at 20 kW load power and two different voltage gain.

<table>
<thead>
<tr>
<th>Voltage gain</th>
<th>Boost converter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gain 2</td>
<td></td>
</tr>
<tr>
<td>Core loss</td>
<td>DC winding loss</td>
</tr>
<tr>
<td>3.3 W, 1%</td>
<td>19%</td>
</tr>
<tr>
<td>Capacitor ESR loss</td>
<td>1.5 W, 1%</td>
</tr>
<tr>
<td></td>
<td>AC winding loss</td>
</tr>
<tr>
<td></td>
<td>1 W, 0%</td>
</tr>
<tr>
<td></td>
<td>Conduction loss</td>
</tr>
<tr>
<td></td>
<td>83.1 W, 26%</td>
</tr>
<tr>
<td></td>
<td>Switching loss</td>
</tr>
<tr>
<td></td>
<td>61 W, 19%</td>
</tr>
<tr>
<td>Total loss:</td>
<td>1.7 %</td>
</tr>
</tbody>
</table>

| Gain 4       |                 |
| Core loss    | DC winding loss |
| 63 W, 8%     | 18%            |
| Capacitor ESR loss | 3 W, 0%       |
|               | AC winding loss |
|               | 2 W, 0%        |
|              | Conduction loss |
|              | 231 W, 52%     |
|              | Switching loss |
|              | 135 W, 31%     |
| Total loss:  | 3.9 %          |

**TABLE V.** Distribution of the different losses for the Z-source converter at 20 kW load power and two different voltage gain.

<table>
<thead>
<tr>
<th>Voltage gain</th>
<th>Z-source converter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gain 2</td>
<td></td>
</tr>
<tr>
<td>Core loss</td>
<td>AC winding loss</td>
</tr>
<tr>
<td>7.4 W, 1%</td>
<td>0%</td>
</tr>
<tr>
<td>Capacitor ESR loss</td>
<td>3.1 W, 0%</td>
</tr>
<tr>
<td></td>
<td>DC winding loss</td>
</tr>
<tr>
<td></td>
<td>103 W, 16%</td>
</tr>
<tr>
<td></td>
<td>Conduction loss</td>
</tr>
<tr>
<td></td>
<td>198 W, 31%</td>
</tr>
<tr>
<td></td>
<td>Switching loss</td>
</tr>
<tr>
<td></td>
<td>1.4 W, 0%</td>
</tr>
<tr>
<td>Total loss:</td>
<td>3.3 %</td>
</tr>
</tbody>
</table>

| Gain 4       |                    |
| Core loss    | AC winding loss    |
| 14.5 W, 2%   | 0%                |
| Capacitor ESR loss | 23.7 W, 2%      |
|               | DC winding loss    |
|               | 204 W, 20%        |
|              | Conduction loss    |
|              | 231 W, 31%        |
|              | Switching loss     |
|              | 204 W, 20%        |
| Total loss:  | 5 %                |
Table II. The results in Fig. 8 show that the boost converter has the highest efficiency of 98% compared with the Y-source converter of 96% and the Z-source converter of 96.7% at 20 kW loading power. The measured efficiencies from low power loading (1 kW) to higher power loading (20 kW) is also shown in 8. the same analysis is repeated for voltage gain of 4 as shown in 9.

C. Total losses at 20 kW power loading

In this section a better understanding is given for the efficiency and loss mapping. Six pie charts are presented in Tables IV, V, and VI for the same power loading 20 kW and different voltages gain (2 and 4). The total loss listed in Table IV, V, and VI were calculated from the total power loss of each converter by measuring the total efficiency as summarized in

Table VIII. The switching and the conduction losses are the total losses generated from the semiconductor devices (switch and diodes). In Table VIII comparison of the total efficiencies using voltage gains of 2 and 4 for the compared converters at 20 kW load power.

In voltage gain 2, the magnetic losses which in the Y-source converter is sharing 34% of the total losses is the double percentage of the magnetic losses in the Z-source converter and 1.5 times the percentage in the boost converter. The capacitor losses in percentages are almost the same in the 3 converters. The switching and conduction losses are the lowest in the boost converter compared to the Z-source and Y-source converters. The switching and the conduction losses are varied based on the semiconductor devices ratings, as these devices are designed according to the required voltage gain, converter
specifications, and to withstand the maximum ratings of each operated converter.

In the voltage gain 4 case, the magnetic losses in the Y-source is sharing 42% of the total losses is more than double the percentage of the magnetic losses in the boost converter and 1.2 times the percentage in the Z-source converter.

<table>
<thead>
<tr>
<th>Efficiency</th>
<th>Boost</th>
<th>Z-source</th>
<th>Y-source</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gain 2</td>
<td>98.3%</td>
<td>96.7%</td>
<td>95.6%</td>
</tr>
<tr>
<td>Gain 4</td>
<td>96.1%</td>
<td>95%</td>
<td>93.7%</td>
</tr>
</tbody>
</table>

V. CONCLUSIONS

In this paper a comparison between the Y-source, Z-source and the conventional boost converter has been performed with respect to their thermal behaviour and efficiency. Different loading conditions between 1 kW and 20 kW are considered during the studies of the efficiency and junction temperature of the converters for two different voltages gain (2 and 4). The junction temperature variation in voltage gain of 4 is higher than the junction temperature variation in voltage gain of 2.

Investigations on both the magnetic and electrical losses are also given. The magnetic losses which in the Y-source converter is sharing 34% and 42% of the total losses in voltage gain of 2 and 4 receptivity which is higher than in the boost and Z-source converters. In the electrical losses it can be noticed that the total electrical loss for voltage gain of 4 is lower than for voltage gain of 2 which clarify that having higher current ratings devices improve the efficiency. This paper summarizes the comparison between the type of losses at constant loading condition. The thermal performances are quite similar in the 3 converters for both voltage gains. The boost converter has better efficiencies in the two selected voltage gains, but it has also the highest decrease in the efficiency from gain 2 to gain 4 at 20 kW power loading compared with the Z-source and Y-source converters.

REFERENCES


