A Modular Active Front-End Rectifier with Electronic Phase-Shifting for Harmonic Mitigation in Motor Drive Applications
Zare, Firuz; Davari, Pooya; Blaabjerg, Frede

Published in:
I E E E Transactions on Industry Applications

Publication date:
2017

Citation for published version (APA):
A Modular Active Front-End Rectifier with Electronic Phase-Shifting for Harmonic Mitigation in Motor Drive Applications

Firuz Zare, Senior Member, IEEE, Pooya Davari, Member, IEEE, and Frede Blaabjerg, Fellow, IEEE

Abstract—In this paper, an electronic phase-shifting strategy has been optimized for a multi-parallel configuration of line-commutated rectifiers with a common dc-bus voltage used in motor drive application. This feature makes the performance of the system independent of the load profile and maximizes its harmonic reduction ability. In order to further reduce the generated low order harmonics, a dc-link current modulation scheme and its phase shift values of multi-drive systems have been optimized. Analysis, simulations and experiments have been carried out to verify the proposed method.

Index Terms—Active filter, adjustable speed drive, electronic inductor, harmonic elimination, rectifier.

I. INTRODUCTION

Modern power electronics have revolutionized the course of motor drive industry by introducing the Adjustable Speed Drive (ASD) technology (also known as Variable Speed Drives (VSD) or Frequency Converters (FC)). An ASD improves energy efficiency of a system by controlling the speed of motor at an optimal speed and/or torque. Hence, the energy consumption of the motor is reduced from full power to a partial power for the same performance (i.e., speed and/or torque). However, ASD systems have witnessed as one of the major sources of harmonics, which may deteriorate the grid power quality. From a power quality point of view, the generation of current harmonics from an ASD system has become a major concern as they may lead to high losses and stability issues in the grid [1],[2].

Typically, the majority of three-phase motor drive applications are equipped with a double-stage power converter. As Fig. 1(a) shows, the first stage employs a three-phase line-commutated rectifier such as diode-rectifier (DR) or Silicon Controlled Rectifier (SCR) to perform AC to DC conversion and a voltage source inverter to convert DC back to AC at the demanded voltage and frequency. As it can be seen, an intermediate circuit known as DC-link exist between the front-end rectifier and rear-end inverter. The DC-link filter (i.e., \(L_d\) and \(C_{dc}\)) not only improved the input current quality, but also provides a smoother current and voltage for powering the rear-end inverter. Thereby, the rear-end side (inverter and load) are decoupled from the front-end side through the dc-link filter.

This configuration (i.e., Fig. 1(a)) provides a unidirectional power flow and is the most common topology employed in industrial and commercial drives. Employing line-commutated rectifier at the front-end stage imposes high level of input current harmonics. Although many harmonic mitigation solutions have been introduced [3], [4], most ASD manufacturers are still using conventional passive filtering technique (e.g., using inductor at ac-side or dc-side as shown in Fig. 1(a)) as a simple, reliable and an effective solution to some extent [4].

With the global shift towards energy saving, more ASD systems are adopted as an energy efficient solution. However, the undesirable effect of generated harmonics can be substantially elevated when the number of industrial drives is increased at the Point of Common Coupling (PCC). Therefore, more advanced filtering method is required rather than using passive inductors (Fig. 1 (a)). Notably, a proper arrangement of these nonlinear loads can contribute to an effective harmonic mitigation [5]-[8]. In fact, this idea was first introduced in multi-pulse rectifiers using phase-shifting transformers [10]. Many ASD manufacturers advocate the use of 12-pulse or 18-pulse phase-shifting transformer, mainly because of its simplicity and reliability [10], [11].

Transformer-based multi-pulse rectifiers significantly impair the power density of ASD systems and are costly. In addition, their performance depends on the load profile. For instance depending on the output power level a 12-pulse rectifier system can obtain a Total Harmonic Distortion (THD) in the
range of $10\% < \text{THD}_i < 15\%$ [7], [10], [11]. In the real-world situation, most ASD systems operate in partial loading conditions depending on the application demands, locations and even safety margins. Operating at partial loading conditions adversely affect the ASD system THD$_i$ as the effective impedance of the passive filter is proportional to the load current (output power). Therefore, the input current THD$_i$ and power factor ($\lambda$) will be worsened when the rectifier is partially loaded. Fig. 1(b) exemplifies the input current waveforms of a conventional ASD system under different loading conditions when the passive filter inductor is placed at the dc-side. In practice the inductance value is selected in the range of 3-5\% (e.g., $L_{dc} = 2$ mH) [12]. Thus, maintaining the THD$_i$ and the power factor ($\lambda$) independent of the load profile is very beneficial.

Notably, although most ASD applications generate energy during deceleration and braking, but feeding back this energy to the grid not necessarily justify the use of regenerative rectifiers in an ASD system. This is due to the fact that a regenerative rectifier accounts for more active components comparing with a standard rectifier unit. Also, the nominal motor performance is not equal to the regenerated energy as oversizing of motors is a common practice. Finally, the more often the motor is operated in regenerative mode the more energy is fed back to the grid. Therefore, situations during a load cycle where energy is generated must be considered. Thereby, considering the above mentioned three facts, utilizing regenerative rectifier in conventional ASD applications is not common [13], [14].

In this paper an electronic phase-shifting method (transformer-less) is proposed based on having multiple line-commutated rectifiers. The proposed topology has a common dc-bus, which makes it suitable for single and multi-drive configuration especially for medium and high power applications where employing a phase-shifting transformer is quite bulky. In addition, a current modulation technique at the dc-link using Electronic Inductor (EI) technique is employed which substantially improves the input current quality. The proposed technique is an enhanced method based on previous introduced strategies by the authors in [5]-[8], [12], [15]. The introduction of a common dc-bus in this method makes the performance of the system independent of the load profile. The proposed controller and topology have been analyzed and simulated in order to verify the proper operation of the multi-rectifier system.

II. PROPOSED HARMONIC MITIGATION METHOD

The idea behind modular Active Front-End (AFE) rectifier system comes from multi-drive configuration as it has been discussed in [5]-[8]. Fig. 2(a) shows a block diagram of a multi-drive configuration. Here, applying a suitable interaction between each drive unit can improve the input current quality at PCC. While this method can significantly improve the THD$_i$ but the performance of the system is dependent on the number of the drives and loading profile. Thereby, the desired THD$_i$ can be obtained when enough number of drives are
In order to elevate the aforementioned issues, in this paper a new topology has been proposed. Fig. 2(b) illustrates the proposed system architecture which the front-end rectifier is separated from the drive units and is considered as the main AC-DC conversion stage connected to the grid. Using such a configuration can improve the system efficiency as lower number of conversion stages are utilized. Secondly, the system performance becomes independent of loading profile and number of the connected drive units through the provided common dc-bus. Finally, its modular structure can bring better redundancy, easier diagnosis and since not all the rectifier units need to operate continually its partial loading efficiency can be improved as well.

The proposed multi-rectifier topology comprises of two features as illustrated in Fig. 3. First, an electronic phase-shifting is proposed based on using multiple line-commutated rectifiers with a common dc-bus. The phase-shifting capability can improve the input current quality. Secondly, a current modulation technique is applied, which can further reduce the low order harmonics and significantly improve the current THD. The new configuration with the common dc-bus not only can improve the current quality at different loading conditions, but also can share the dc-link current among different number of motor drives (Fig. 3(a)). The novel advantage of the proposed topology lies in its configuration and control strategy, which enables the system to operate properly with a common dc-link (see Fig. 3(b)).

A. Electronic Phase Shifting Technique

The harmonic elimination based on phase-shifting the input currents is a well-known technique which traditionally has been employed in multi-pulse rectifier systems using phase-shifting transformers [10], [11]. The novelty of the proposed method is applying the same principle excluding the use of bulky phase-shifting transformer. As Fig. 4(a) shows, two line-
comcluded rectifiers (i.e., \( M = 2 \)) have been used to perform a phase-shifting among the input currents. By applying different firing angles (\( \alpha_b \)) to the Silicon Controlled Rectifier (SCR) the input currents will be phase-shifted and it is possible to reduce specific low order harmonics. Notably, since the firing angle of the first unit is always zero (\( \alpha_f = 0 \)), a Diode Rectifier (DR) is selected (i.e., \( i_{L_{1,a}} = i_{L_{1,b}} \)).

Here at the dc-side of each rectifier a dc-dc converter is installed. Controlling the dc-link current by incorporating a dc-dc converter enables to emulate the behavior of an ideal infinite inductor [5]-[8], [12], [16]. Fig. 4(a) shows a simplified representation of the proposed method, which the dc-dc converter will operate as a current source. Basically, by controlling the dc-link current at a constant level (i.e., \( I_{b} \)) the input current of each rectifier (i.e., \( i_{L_{a}} \) and \( i_{L_{2,a}} \)) will be a square-wave with 120 degrees conduction (Fig. 4(b)). As it can be seen from Fig. 4(b), applying a phase-shift (\( \alpha_b \)) using the SCR will generate a multilevel total input current \( i_{L_{abc}} \).

In fact, by applying a suitable phase-shift to the SCR unit certain harmonic orders (\( h^{th} \)) can completely be eliminated (i.e., \( \alpha_f = 180^\circ \)). This has been validated as one of simulation cases in Section III.

To achieve the maximum harmonic reduction performance, the current drawn by each rectifier should be at the same level (i.e., \( I_{L} = I_{L_{2}} = I_{b} \)). Since the motors mostly operate at different partial loading conditions, having a common dc-bus and controlling the dc-link current can ensure such behavior. However, having a phase-shift of the controlled rectifier changes the rectified voltage (\( u_{rec,abc} \)) and makes the controlling of all rectifiers at same current level quite challenging due to presence of circulating currents. The proposed solution applies a passive method in order to minimize the circulating current. The passive method is based on utilizing extra inductors at negative dc-link leg of each rectifier (i.e., \( L_{dc} \)). The operation modes are briefly explained for two parallel-connected rectifier units as shown in Fig. 4(a). The operation modes can be generally analyzed as two modes, which is Mode I where both units have the same input voltage while in the second mode the rectifiers are connected to different input voltages.

**Mode I (\( \alpha_f \rightarrow 60^\circ \))**: In this time interval, the same phase voltages (e.g., \( u_a \) & \( u_b \)) appear across both rectifiers. In this situation as it can be seen from Fig. 4(b) the rectified voltage across both rectifiers are equal (e.g., \( u_{rec,a} = u_{rec,s} = u_{rec,b} \)). As it is depicted in Fig. 5, in this interval there are four possible switching states based on \( S_1 \) and \( S_2 \). When at least one of the switches is in the ON-state, the rectifiers are separated from each other because of the blocking diodes \( D_1-D_4 \). Therefore, the circulating currents are prevented and each boost converter controls the dc-link currents. The current sharing in the last switching state can be an issue as both switches are in the OFF-state and the capacitor (\( C_{dc} \)) is connected to both rectifiers. However, since both rectifier units are connected to the same phase voltages, applying the proposed passive and active current control methods can keep the current at its reference value. Notably, the extra inductors (\( L_{dc} \)) and the diodes in the negative dc-link leg (\( D_2 \) and \( D_4 \)). This means that any mismatch between the passive components should be prevented in order to ensure a better performance of the system. However, as it is shown in Section III, even under significant mismatch condition the proposed controller can maintain the dc-link current at its reference value to some extent.

![Fig. 5. Switching states of the proposed AFE rectifier system in operating Mode I: (a) switches \( S_1 \) and \( S_2 \) are in ON-state, (b) \( S_1 \) is OFF and \( S_2 \) is in ON-state, (c) \( S_1 \) is ON and \( S_2 \) is in OFF-state, (d) both switches are in OFF-state.](image-url)
Fig. 6. Circuit diagram of the proposed AFE rectifier system in operating Mode II: (a) circuit diagram when both switches $S_1$ and $S_2$ are in off-state, (b) simplified circuit diagram of the system showing the voltage difference across the negative dc-link legs and circulating current.

Mode II $(0 \rightarrow \alpha_f / 60^\circ \rightarrow 60^\circ + \alpha_d)$: In this mode the negative dc-link leg of the DR conducts through another phase other than the one in Mode I (see Fig. 6(a)). For instance, if during Mode I the DR was conducting through $u_{ab}$ during the second mode it starts conducting through $u_{ac}$. This is due to the fact that following Fig. 4(b), the phase voltage $u_a$ becomes lower than $u_b$. However, the SCR unit, since the next firing event has not occurred, will keep conducting with the Mode I line-to-line voltage (i.e., $u_{rec,2} = u_{ab}$). Thus the negative dc-link legs of the rectifiers are connected to different phase voltages (e.g., $u_b$ and $u_c$), while the positive legs are connected to the same voltage (e.g., $u_a$) as it is shown in Fig. 6(a). As mentioned, the current sharing can be an issue if both switches $S_1$ and $S_2$ are in the off-state. The simplified circuit diagram of this switching state is shown in Fig. 6(b). Thus, during this interval and switching state, the current through the negative dc-link legs are influenced by the magnitudes of the phase voltages $u_b$ and $u_c$. On the other hand, the current through the positive dc-link legs are the same. The rate of current change of the dc-link current through the positive legs of the rectifiers are given as,

$$ u_{ac} - u_{dc} = L_{dc+} \frac{di_{dc+}}{dt} = L_{dc+} \frac{di_{dc+}}{dt} $$

During this time interval, the input voltage across the SCR $u_{ab}$, is less than the input voltage across the DR $u_{ac}$ (see Fig. 7). The difference in the input voltages gives different $di/dt$ values for the negative dc-link currents as,

$$ u_{ab} < u_{ac} $$

$$ L_{dc+} \frac{di_{dc+}}{dt} + u_{dc} + L_{dc-} \frac{di_{dc-}}{dt} < L_{dc+} \frac{di_{dc+}}{dt} + u_{dc} + L_{dc-} \frac{di_{dc-}}{dt} $$

Following (1) and considering identical inductors,

$$ \frac{di_{dc+}}{dt} < \frac{di_{dc-}}{dt} $$

This means that the rates of the current changes in the negative legs of the rectifiers are different while the $di/dt$ values of the positive legs are the same. This issue has been elaborated more based on $u_{bc}$ across the negative dc-link legs of the rectifiers as shown in Fig. 6(b). As the diodes $D_3$ and $D_4$ conduct, the circulating current $i_{cr}$ is affected by $u_{bc}$. During this time interval and the switching time (i.e., $S_1$ and $S_2 = 0$), $u_{bc} > 0$, thus $di_{dc}/dt$ is positive as,

$$ u_{bc} = L_{dc+} \frac{di_{dc+}}{dt} + L_{dc-} \frac{di_{dc-}}{dt} = 2L_{dc-} \frac{di_{dc}}{dt} > 0 $$

Therefore, following (3) and (4) at the end of the switching state $i_{dc}$ and $i_{cr}$ may have different magnitudes. The difference in the inductor currents depends on the dc-link inductor values. These currents will be adjusted during the next switching states when at least one of the switches $S_1$ and $S_2$ is turned on. This issue has been simulated and analyzed further in Section III.
B. Current Modulation Method

The current modulation method is based on the calculation of a pre-programmed switching pattern for the DC-link current to achieve the elimination of specific harmonics in the grid currents [5], [6]. In this approach, a DC-link current modulation scheme is generated by adding or subtracting the phase-displaced current levels. Fig. 7(a) illustrates the principle of this multi-pulse modulation scheme ($i_{M,a} = p_0 + p_1 - p_2$).

As it is shown in Fig. 7(a), the new modulation signal $i_{M,a}$ consists of flat signals $p_0$, $p_1$, and $p_2$ with a conduction angle of $\beta_0$ (120°), $\beta_1$, and $\beta_2$, a phase-shift of $\alpha_0$, $\alpha_1$, and $\alpha_2$ and a magnitude of $m_0$, $m_1$, and $m_2$, correspondingly. Hence, following the Fourier series, the harmonic components of the square-wave signals (i.e., $p_0$, $p_1$, and $p_2$) can be expressed as,

$$p_i(t) = a_i^0 \cos(\omega t) + b_i^0 \sin(\omega t)$$

in which, $i = 0, 1, 2$, and $h = 1, 3, 5, 7, \ldots$ is the harmonic order, $\omega$ the fundamental grid angular frequency, $a_i^h$ and $b_i^h$ are the Fourier coefficients that are given by,

$$a_i^h = \frac{2m_i}{h \pi} \left[ -\sin(h \alpha) + \sin(h \alpha + h \beta) \right]$$

$$b_i^h = \frac{2m_i}{h \pi} \left[ \cos(h \alpha) - \cos(h \alpha + h \beta) \right]$$

(6)

Notably, in the case of having only flat current modulation (i.e., Fig. 4(b)) $m_1 = m_2 = 0$. Subsequently, according to the superposition principle and Fig. 7(a), the harmonic components of the modulation signal (i.e., $i_{M,a}$) can be obtained as,

$$i_{M,a}^h(t) = (a_i^h + a_i^h - a_i^h) \cos(h(\omega t - \theta_0)) + \ldots$$

$$(b_i^h + b_i^h - b_i^h) \sin(h(\omega t - \theta_0))$$

in which $ph = a$, $b$, and $c$ with $\theta_a = 0$, $\theta_b = -120$, and $\theta_c = 120$.

As a result, the $h$-order harmonic magnitude ($I_{M,ph}$) of the resultant DC-link modulation scheme can be expressed as,

$$I_{M,ph} = \left[ (a_i^h + a_i^h - a_i^h)^2 + (b_i^h + b_i^h - b_i^h)^2 \right]^{1/2}$$

(8)

Finally, the following condition should hold,

$$\alpha_1 + \alpha_2 = 2\alpha_0 + 60^o$$

$$\alpha_0 < \alpha_1 < \alpha_2 < \alpha_0 + 60^o$$

(9)

As Fig. 7(b) shows, applying the above current modulation in conjunction with phase-shifting results in a multi-level current waveform at the grid side. In that case, the resultant total harmonics of the grid current ($i_{g,abc}(t)$) for parallel connected rectifier systems will become,

$$i_{g,abc}(t) = \sum_{h} i_{M,abc}(t)$$

(10)

Hereafter, according to (6) and (8) it is possible to achieve harmonic cancellation by calculating the harmonic magnitude of the total input current and solving $I_i^h = 0 (h \neq 1)$ and $I_i^1 = MI$ with $MI$ being the desired Modulation Index.

In order to obtain more suitable solution to reduce the harmonics of interest, an optimization can be carried out. Using optimization allows applying the maximum allowable harmonic levels defined by the application or the grid code [17]. Moreover, the above multi-pulse current modulation can be extended by adding more current levels, which increase the flexibility of harmonic reduction approach [7].

Notably, since the total input current waveform at PCC is based on phase-displaced current waveforms of each unit, it is important to consider the displacement factor ($K_{disp}$) in addition to the distortion factor ($K_{dist}$). The phase displacement between the fundamental harmonic of the total input current ($i_{g,a}$) and the phase voltage ($u_a$) is depicted in Fig. 7(b) as $\phi$. Therefore, it is important to include the power factor ($\lambda$) in the optimization process in order to meet the application demand. The relation between the displacement factor and distortion factor can be given as,

$$PowerFactor(\lambda) = K_{disp}K_{dist} where$$

$$K_{disp} = \frac{1}{\sqrt{1+THD^2}}$$

$$K_{dist} = \cos(\phi)$$

(11)

Equation (11) implies that reducing the input current distortion (i.e., increasing $K_{dist}$) does not necessarily guarantee achieving a better power factor (i.e., $K_{disp}$ could be reduced).

III. RESULTS

In this section the proposed method is first validated through numerical simulations. Table I shows the list of the applied parameters in the system. As it can be seen from Table I, an RC snubber branch is considered for SCR units. In practice, to avoid SCR unit failure and to reduce the overvoltage to a reasonable limit, an RC snubber branch is connected across each thyristor. However, the presence of the snubber circuit causes current spikes in the SCR current at the point of commutation. In order to damp the current spikes, small AC-side inductors are placed in series prior to the SCR units (i.e., $L_{ac2}$). Here, two different cases are considered. In the first case study, the performance of the proposed current control technique in balancing the dc-link currents is analyzed based on the extra added inductors ($L_{dc}$). Secondly, the advantage of the proposed topology in improving the input current quality is

<table>
<thead>
<tr>
<th>Table I. Parameters of the Multi-Rectifier System</th>
</tr>
</thead>
<tbody>
<tr>
<td>Symbol</td>
</tr>
<tr>
<td>$u_{abc}$</td>
</tr>
<tr>
<td>$f$</td>
</tr>
<tr>
<td>$L_{ac}$, $R_{ac}$</td>
</tr>
<tr>
<td>$L_{ac}$</td>
</tr>
<tr>
<td>$C_{snub}$, $R_{snub}$</td>
</tr>
<tr>
<td>$L_{dc}$</td>
</tr>
<tr>
<td>$C_{dc}$</td>
</tr>
<tr>
<td>$U_{dc}$</td>
</tr>
<tr>
<td>$H$</td>
</tr>
<tr>
<td>$P_{out}$</td>
</tr>
</tbody>
</table>
addressed for different situations and number of the modular units ($M$).

Fig. 8 shows the rectified voltages and dc-link current waveforms at both positive and negative legs for two parallel rectifier units under balanced and unbalanced conditions.

As it can be seen from Fig. 8(a), applying the proposed passive control method ($L_{dc+} = L_{dc-}$) when one current sensor is used at positive dc-link legs the currents are controlled within the Hysteresis Band (HB) and shared the currents equally between both converters. Conventionally when the firing angle increases the boost converter draws more current in order to adjust the output voltage due to the reduction on the SCR rectified voltage [12]. The proposed configuration overcomes this problem which in return can enhance the harmonic reduction capability of the system. To further demonstrate the performance of the proposed technique the waveforms are illustrated in Fig. 8(b) for the case when there is a mismatch of 50% between the positive and negative dc-link inductors (i.e., $L_{dc-} = 0.5L_{dc+}$). As it can be seen, the negative dc-link currents of both rectifiers become unbalanced for the second operating mode. Although this is an extreme mismatch condition, it shows the importance of passive components parameters on the performance of the system as it is addressed in the previous section.
Fig. 1. Harmonic distortion of the total input current (THD) optimized for different power factor values applying the phase-shifted current control scheme with respect to the number of connected modular rectifier units (M) at Po = 100%.

Fig. 11. Numerical simulation of two parallel rectifier units applying the phase-shifted modulated current control technique for minimum obtainable THD: (a) input current waveforms at Po = 100% (10 kW), (b) comparison of harmonic distribution of total input current, (c) input current waveform at three different output power levels.

In order to show the performance of the proposed multi-pulse rectifier unit, the harmonic elimination capability of the system is evaluated under different configurations.

First, the harmonic performance is considered for two parallel units which only electronic phase-shifting is applied to the units following Fig. 4. The simulated results for the input currents of each rectifier units and the total input current at the PCC (iL) are shown in Fig. 9 when a phase shift of αf = 36° is applied. Theoretically, applying this phase-shift should completely remove the 5th harmonic (i.e., 5x36° = 180°), however, the presence of non-ideal parameters especially the grid impedance slightly affects the applied phase-shift. As it can be seen from Fig. 11(a) and (b) the THD is greatly improved from 15% in the flat dc-link current down to 10.5%. Notably, the parameters can be optimized based on different harmonic performance requirements [5]-[8].

Although using the phase-shifted current control can improve the input current quality, but in order to further reduce the THD, the current modulation scheme can be employed. Fig. 11 shows the obtained results for two parallel units when a pulse pattern along with the phase-shift is applied. Here, the control parameters are optimized for achieving the minimum possible THD. As it can be seen from Fig. 11(a) and (b) the THD is greatly improved from 15% in the flat dc-link current down to 10.5%. Notably, the parameters can be optimized based on different harmonic performance requirements [5]-[8]. In order to show the performance of the system under partial loading conditions, same phase-shifted current modulation is applied when the system is operating at three different output power levels (i.e., 100%, 50% and 25%). As it can be seen from Fig. 11(c), compared with Fig. 1, here the system performance is kept almost the same both in terms of THD, and power factor (λ).
The electronic phase-shifting technique has the advantage of being simple and cost-effective compared with the current modulation technique in which additional voltage sensors are required for the synchronization purpose. However, applying only phase shift cannot improve the input current quality as much as when it is combined with the modulation technique. But the performance of the system in improving the input current quality is highly dependent on the number of the connected rectifier units as well. Therefore, the performance of the phase-shifted flat current control can be comparable with the modulated current control technique if enough number of rectifiers is connected in parallel. In order to show this dependency, optimizations are conducted for having up to seven parallel connected rectifier units based on the minimum achievable THD, and different power factors. The obtained results are illustrated in Fig. 12. As it can be seen with seven parallel units by only applying phase-shift current control the total input current THD, can be reduced below 5% (e.g., THD$_{i_8} = 3.5\%$ @ $\lambda = 0.91$) while the power factor is $0.91 < \lambda < 0.93$. As an example the waveforms of the rectifier unit input currents and the total input current for five parallel units, when the THD is 6% are depicted in Fig. 13.

In order to highlight the performance of the system with phase-shifted current modulation technique the optimization has been considered to obtain the minimum THD, at different power factors for up to five parallel connected rectifier units (see Fig. 14). As it can be seen, the THD of the total input current can be reduced down to 2.8% when five rectifier units are utilized, while according to Fig. 12 with the same number of the units, when only phase-shifted current control is applied, the minimum achievable THD, is 6%. This clearly differentiates the better performance of the system when the pulse pattern modulation strategy is used. Fig. 15 shows the input current THD, can be reduced below 5% (e.g., THD$_{i_8} = 3.5\%$ @ $\lambda = 0.91$) while the power factor is $0.91 < \lambda < 0.93$. As an example the waveforms of the rectifier unit input currents and the total input current for five parallel units, when the THD is 6% are depicted in Fig. 13.

In order to highlight the performance of the system with phase-shifted current modulation technique the optimization has been considered to obtain the minimum THD, at different power factors for up to five parallel connected rectifier units (see Fig. 14). As it can be seen, the THD of the total input current can be reduced down to 2.8% when five rectifier units are utilized, while according to Fig. 12 with the same number of the units, when only phase-shifted current control is applied, the minimum achievable THD, is 6%. This clearly differentiates the better performance of the system when the pulse pattern modulation strategy is used. Fig. 15 shows the

Table II. Employed Modules Specifications in the Hardware Prototype (See Fig. 17)
The phase-shifted current control technique maximizes the harmonic reduction capability of the rectifier units to draw equal amount of current from the grid, independent of the load profile, which maximizes the harmonic reduction capability of the system. The experimental, simulations and analysis verified the performance of the system which showed that applying the proposed multi-rectifier system with electronic phase-shifting (transformer-less) can significantly improve the input current quality compares with the traditional transformer-based rectifier systems.

**Fig. 18** demonstrates the performance of the implemented prototype applying the proposed harmonic elimination technique. As it can be seen from Fig. 18(a), utilizing only phase-shifted current control technique the 5th harmonic component is significantly damped. Following previous discussion, employing current modulation technique can further improve the total input current waveform. This has been depicted in Fig. 18(b) in which THD$_{i}$ = 10% is achieved. Fig. 18(c), provides comparative results based on the measured harmonic distribution of the total input current waveform of Fig. 18(a) and Fig. 18(b). In general, the obtained experimental results are in close agreement with the numerical simulation as illustrated in Fig. 9 and Fig. 11.

**IV. Conclusions**

In this paper a new topology based on a modular multi-rectifier system is proposed for harmonic reduction. The proposed electronic phase-shifting technique (transformer-less) results in more compact and cost-effective multi-rectifier systems, which can be extended from low to high power for applications such as ASDs. Moreover, the active dc-link current control along with the current modulation further improves the total input current quality. Controlling the dc-link currents and sharing them among different number of drives leads to a novel advantage of having a common dc-bus voltage. This feature makes the rectifier units to draw equal amount of current from the grid, independent of the load profile, which maximizes the harmonic reduction capability of the system. The experimental, simulations and analysis verified the performance of the system which showed that applying the proposed multi-rectifier system with electronic phase-shifting (transformer-less) can significantly improve the input current quality compares with the traditional transformer-based rectifier systems.

**References**


[17] Electromagnetic compatibility (EMC) - Part 3-12: Limits - Limits for harmonic currents produced by equipment connected to public low-voltage systems with input current >16 A and ≤ 75 A per phase, IEC 61000-3-12, 2004.

**Firuz Zare** (S’98-M’01–SM’06) received the Ph.D. degree in power electronics from the Queensland University of Technology, Australia, in 2002. He has spent several years in industry as a Team Leader, where he is involved in power electronics and power quality projects. He is currently an Academic Staff with the University of Queensland in Australia and a Task Force Leader of Active Infeed Converters within Working Group one at the IEC standardization TC77A. He has published over 180 journal and conference papers and technical reports in the area of Power Electronics. He has received several awards, such as an Australian Future Fellowship, a Symposium Fellowship by the Australian Academy of Technological Science, the Early Career Academic Excellence Research Award, and the John Madsen Medal from Engineers Australia. He is an Associate Editor of the IEEE ACCESS journal and the Editor-in-Chief of the International Journal of Power Electronics.

**Pooya Davari** (S’11–M’13) received the B.Sc. and M.Sc. degrees in electronic engineering from University of Mazandaran (Noushirvani), Babol, Iran, in 2004 and 2008, respectively, and the Ph.D. degree in power electronics from the Queensland University of Technology (QUT), Brisbane, Australia, in 2013. From 2005 to 2010, he was involved in several electronics and power electronics projects as a Development Engineer. From 2010 to 2014, he investigated and developed high-power, high-voltage power electronic systems for multidisciplinary projects, such as ultrasound application, exhaust gas emission reduction, and tissue-materials sterilization. From 2013 to 2014, he was with QUT, as a Lecturer. He joined the Department of Energy Technology, Aalborg University, Aalborg, Denmark, in 2014, as a Post-Doctoral Researcher, where he is currently an Assistant Professor. His current research interests include active front-end rectifiers, harmonic mitigation in adjustable-speed drives, electromagnetic interference in power electronics, high power density power electronic systems, and pulsed power applications. He received a research grant from the Danish Council of Independent Research in 2015. He is currently serving as an Editor of the International Journal of Power Electronics.

**Frede Blaabjerg** (F’03) is currently a Professor with the Department of Energy Technology and the Director of the Center of Reliable Power Electronics, Aalborg University, Denmark. He has intensive research work on power electronics and its applications in motor drives, wind turbines, PV systems, harmonics, and the reliability of power electronic systems. He has held over 300 lectures national and international, most of them in the last decade are invited and as keynotes at conferences, covering various topics on power electronics, including the reliability. He was a Distinguished Lecturer of the IEEE Power Electronics Society from 2005 to 2007 and the IEEE Industry Applications Society from 2010 to 2011. He has contributed over 800 journal and conference papers, many of which in the last four years are relevant to the reliability of power electronic components, converters, and systems. He received the IEEE William E. Newell Power Electronics Award in 2014, the IEEE PELS Distinguished Service Award in 2009, the Outstanding Young Power Electronics Engineer Award in 1998, and 15 IEEE Prize Paper Awards. He served the Editor-in-Chief of the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2006 to 2012.