Wear-out Failure Analysis of an Impedance-Source PV Microinverter Based on System-Level Electro-Thermal Modeling
Shen, Yanfeng; Chub, Andrii; Wang, Huai; Vinnikov, Dmitri; Liivik, Elizaveta; Blåbjerg, Frede

Published in:
IEEE Transactions on Industrial Electronics

Publication date:
2018

Document Version
Accepted author manuscript, peer reviewed version

Link to publication from Aalborg University

Citation for published version (APA):
Wear-out Failure Analysis of an Impedance-Source PV Microinverter Based on System-Level Electro-Thermal Modeling

Yanfeng Shen, Student Member, IEEE, Andrii Chub, Member, IEEE, Huai Wang, Senior Member, IEEE, Dmitri Vinnikov, Senior Member, IEEE, Elizaveta Liivik, Member, IEEE, and Frede Blaabjerg, Fellow, IEEE.

Abstract—The wear-out performance of an impedance-source photovoltaic (PV) microinverter (MI) is evaluated and improved based on two different mission profiles. The operating principle and hardware implementation of the MI are firstly described. With the experimental measurements on a 300-W MI prototype and system-level finite element method (FEM) simulations, the electro-thermal models are built for the most reliability-critical components, i.e., power semi-conductor devices and capacitors. The dependence of the power loss on the junction/hotspot temperature is considered, the enclosure temperature is taken into account, and the thermal cross-coupling effect between components is modeled. Then the long-term junction/hotspot temperature profiles are derived and further translated into components’ annual damages with the lifetime and damage accumulation models. After that, the Monte Carlo simulation and Weibull analysis are conducted to obtain the system wear-out failure probability over time. It reveals that both the mission profile and the thermal cross-coupling effect have a significant impact on the prediction of system wear-out failure, and the dc-link electrolytic capacitor is the bottleneck of long-term reliability. Finally, the multi-mode control with a variable dc-link voltage is proposed, and a more reliable dc-link electrolytic capacitor is employed, which results in a remarkable reliability improvement for the studied PV MI.

Index Terms—PV microinverter, reliability, wear out, electro-thermal modeling

I. INTRODUCTION

OVER the last decade, the solar photovoltaic (PV) energy continues to experience a significant growth tendency due to the dramatic price reduction of PV modules in the world market [1], and the progressive evolution of PV converters whose efficiency has been reported as high as 99% [2]. Compared to the central and string PV inverters, the microinverters (MIs) feature more advantages in low power applications such as module-level maximum power point tracking (MPPT), low PV-system installation effort, and easy condition monitoring and failure detection [3]-[5]. However, there are also some challenges for PV MIs. First, the MIs are normally cooled by natural convection and they are installed close to the PV module, which means that they can be subjected to a more extreme environment than central inverters typically located in climate controlled environment [6]-[7]. In addition, there is a trend that the MI will be incorporated into the module frame in the future [6]. The lifetime/warranty of PV modules is about 25 years, but the inverters have to be replaced every 5 to 10 years [8]; this implies that the lifetime of the MIs needs to be extended to match that of the PV modules. Therefore, reliability evaluation and reliability-oriented design of PV MIs under a harsh environment is paramount [9]-[10].

Recently, increasing efforts have been made to the power electronics reliability, especially to discrete components or modules (e.g., IGBT, MOSFET, and capacitor) [10]-[20]. Only a few works [10], [13], [19] focus on the system-level reliability but not for PV module-level power electronics (MLPE). In addition, one significant drawback of previous general reliability assessments is that the local ambient temperature and the thermal cross-coupling effect between components are not considered; thus, the reliability performance might be overestimated. Based on a failure mode and effects analysis (FMEA) survey for MLPE products [21], the loose connection of dc input and ac output connectors, wear-out of dc-link electrolytic capacitors, varistor failure-short from the surge, and degradation of MOSFETs and diodes are identified as the top four failure modes; meanwhile, temperature cycling is reported as the most important stressor that affects the reliability of MLPE products. Only a few studies focused on the MI reliability can be found in literature, and most of them use the MIL-HDBK-217 handbook [22] to determine the failure rates of MIs [20]. Unfortunately, the constant failure rates only describe the large-population statistics of random failures, and the wear-out failure is not considered. Meanwhile, the MLPE
market is relatively nascent and there is not enough long-term usage data or independent reliability testing; therefore, accelerated testing of PV MI products is conducted in [6] for a long-term reliability prediction. It turns out that the time-to-failure of MIs from different manufacturers deviates significantly due to the design.

The PV MI system demands a wide input voltage and load regulation range at high DC voltage gains [23]. The impedance-source converters featuring the immunity to shoot-through and open states, continuous input current, low inrush current, buck-boost functionality as well as high control flexibility, and thus have recently gained much attention [24]-[25]. In [26], a quasi-Z-source series resonant dc-dc converter (qZSSRC) is proposed for MLPE applications; with a multimode control, the qZSSRC is capable of maintaining high efficiency within the six-fold variation of the input voltage (10–60 V). This feature enables the implementation of the shade-tolerant (global) MPPT, thus ensuring the maximum possible energy yield from the PV module even when two out of three substrings are shaded or in the conditions of opaque shading which could be caused by the fallen leaves or bird droppings [27]. Alternatively to the shoot-through pulse width modulation (PWM) and phase-shift modulation (PSM) in [26], the qZSSRC could also be controlled by the asymmetrical PWM [28], variable frequency [29] or the topology morphing [30], which significantly widens gain range and increases application flexibility.

Although the impedance-source converters properly match the demanding requirements of the PV MLPE application, their reliability performance is an open question. This paper aims to investigate the wear-out failure of an impedance-source PV MI. A mission profile based system-level wear-out assessment method is proposed and applied. A detailed electro-thermal model is built with the aid of system-level finite element method (FEM) simulations and experimental measurements on a 300-W MI prototype. Then, the mission profiles are translated into long-term junction/hotspot temperature profiles and annual damages for components. The Monte Carlo simulation and Weibull analysis are conducted to obtain the system wear-out failure over time. Finally, the variable dc-link voltage control is applied and the electrolytic capacitor is replaced with a more reliable one to improve system reliability. Compared with conventional reliability assessments, several improvements are made: 1) the dependence of component power loss on the junction/hotspot temperature is experimentally characterized and applied; 2) system-level FEM simulations are performed and the enclosure temperature is incorporated into the electro-thermal model; 3) the thermal cross-coupling effect between components is considered and modeled.

II. SYSTEM DESCRIPTION AND RELIABILITY EVALUATION

A. System Description

The schematic of the impedance-source PV MI is shown in Fig. 1. The two-stage MI consists of the quasi-Z-source series resonant dc-dc converter (qZSSRC) and the full-bridge inverter. The detailed operation principle and parameter design guidelines have been presented in [26]. There are three operation modes for the front-end qZSSRC:

1) Pass-Through Mode (PTM): The qZSSRC operates as the series-resonant converter (SRC) in the DC transformer mode. The normalized DC voltage gain is unity [26]:

$$G_{PTM} = \frac{V_{dc}}{2nV_{PV}} = 1$$  (1)

2) Buck Mode: The operation of the qZSSRC is similar to that of the SRC with phase-shift modulation (PSM) control at the resonant frequency and discontinuous resonant current. The latter is due to small leakage inductance values of conventional transformers ($Q < 1$). The normalized DC voltage gain depends on the phase shift angle $\varphi$ and the quality factor $Q$ as in [26]:

$$G_{buck(DCM)} = \frac{V_{dc}}{2nV_{PV}} = 0.5 \left[ AB + \sqrt{A^2B^2 + A\frac{8}{\pi Q}} \right]$$  (2)

where $A = (1 - \cos[\pi(1 - \varphi / 180)]) / 2$, $B = 2 / (\pi Q) - 1$, and $Q = (8\pi f_{sw}L_{qk}P_{dc}) / V_{dc}^2$.

3) Boost Mode: The voltage is controlled by shoot-through pulse width modulation (ST-PWM) implemented as a symmetrical overlap of active states. The normalized DC voltage gain in this mode depends on the shoot-through duty cycle $D_{ST}$ [26]:

$$G_{boost} = \frac{V_{DC}}{2nV_{PV}} = \frac{1}{1 - 2D_{ST}}$$  (3)

A 300-W PV MI prototype, consisting of the main circuit, auxiliary power supply circuit and microcontroller unit (MCU), has been built, as shown in Fig. 2. The detailed specifications and parameters are given in Table I. The measured full-load waveforms and efficiency curves at different input voltages and power levels are shown in Fig. 3.
B. Reliability Evaluation Process

The failure modes of a power electronics system include the hardware failure, software failure, and human error [10], as shown in Fig. 4. The hardware failure consists of the catastrophic, random, burn-in and wear-out failures. According to the FMEA survey for MLPE products in [21], connector contact failure, wear-out of electrolytic capacitor, short-circuit of varistor, and degradation of MOSFET/diode are reported as the top-four frequently happened failure modes, and the temperature cycling is identified as the most critical stressor affecting reliability. Therefore, this paper evaluates the wear-out failure of critical components, i.e., power semiconductors and capacitors, based on the flowchart illustrated in Fig. 4.

Fig. 3. Experimental waveforms in the (a) pass-through mode, (b) buck mode, and (c) boost mode. (d) Measured grid voltage and current waveforms. Measured efficiency curves of (e) the dc-dc stage and (f) the whole microconverter including the auxiliary power supply.

**TABLE I**

<table>
<thead>
<tr>
<th>Specifications and Parameters of the Microinverter Prototype</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Descriptions</strong></td>
</tr>
<tr>
<td>Input voltage range</td>
</tr>
<tr>
<td>Nominal voltage</td>
</tr>
<tr>
<td>Most probable operating voltage range</td>
</tr>
<tr>
<td>Rated power</td>
</tr>
<tr>
<td>Switch frequency of dc-dc stage</td>
</tr>
<tr>
<td>Switch frequency of inverter stage</td>
</tr>
<tr>
<td>Switches $S_{q2q}, S_{1}…S_{3}$</td>
</tr>
<tr>
<td>Switches $S_{1}…S_{8}$</td>
</tr>
<tr>
<td>Diodes $D_{1}…D_{2}$</td>
</tr>
<tr>
<td>Capacitors $C_{q2q}$ and $C_{q2}$</td>
</tr>
<tr>
<td>Coupled inductors $L_{q2}$</td>
</tr>
<tr>
<td>Resonant capacitors $C_{1}$ and $C_{2}$</td>
</tr>
<tr>
<td>DC-link capacitor $C_{d}$</td>
</tr>
<tr>
<td>Grid-side LCL filter: capacitor $C_{j}$</td>
</tr>
<tr>
<td>Inductors $L_{q}$</td>
</tr>
<tr>
<td>Inductors $L_{d}$</td>
</tr>
<tr>
<td>Transformer $TX$</td>
</tr>
</tbody>
</table>

The real-field mission profile, i.e., the solar irradiance (SI) and ambient temperature $T_a$ for the PV MI system, directly determines the electrical and thermal loadings, and thus affects the degradation process of the components. With a PV panel model and an MPPT control, the long-term mission profile can be translated into the real-time voltage and power at the maximum power point, $V_{PP}(mppt)$ and $P_{PP}(mppt)$, which are the input of the MI. The power loss and junction/hotspot temperature of a component can be subsequently calculated based on the electrical and thermal models. The rainflow counting algorithm [31] is employed to extract the number of temperature cycles with different characteristics (e.g., the mean junction temperature $T_{jm}$, and the temperature swing $\Delta T$). After that, the lifetime and damage accumulation models can be used to estimate the accumulated damage over a year. The junction/hotspot temperature $T_j$ also affects the power loss, which is taken into account. When the damage is accumulated to 1, it is assumed that the component fails. Then the static wear-out lifetime of a component can be derived. In the real world, however, the parameters of the component and lifetime models have variations, which would affect the distribution of wear-out
failure probability. Therefore, a sensitivity analysis—Monte Carlo simulation is conducted based on a large population of samples. With the Weibull distribution fitting, the probability density function (pdf) for each component can be derived; and the system wear-out failure probability finally can be obtained with the reliability model for a series connected system.

III. ELECTRO-THERMAL AND LIFETIME MODELING OF CRITICAL COMPONENTS

A. Power Loss Modeling

1) Power Semiconductor Devices

The current stress characteristics are measured for critical components, as shown in Fig. 5. The power loss of MOSFETs consists of the conduction loss $P_{\text{on}}$, turn-off loss $P_{\text{off}}$, and turn-on loss $P_{\text{on,off}}$. The conduction loss calculation is straightforward, i.e., $P_{\text{on}} = I_{\text{rms}}^2 R_{\text{on}}$, where $I_{\text{rms}}$ is the root-mean-square (RMS) current flowing through the MOSFET and $R_{\text{on}}$ represents its on-state resistance which is a function of the junction temperature (cf. Fig. 6(a)). For the MOSFETs ($S_{D2S}$, $S_{T7}$, $S_{L}$) in the dc-dc converter stage, their soft-switching conditions depend on the operation modes, as illustrated in [26]. For the inverter stage, the unipolar modulation is applied and the MOSFETs are hard-switched. The switching losses of MOSFETs are calculated with the model given in [32]. Two SiC Schottky diodes C3D02060E are employed for $D_1$, $D_2$, and the conduction loss is derived by $P_{\text{on,con}} = I_{\text{avg}} V_{\text{DD}} + I_{\text{rms}}^2 R_{\text{on,con}}$, where $V_{\text{DD}} = 0.98 - 0.0011 \times T_{\text{JD}}, R_{\text{on,con}} = 0.18 + 0.0018 \times T_{\text{JD}}$ [33], and $T_{\text{JD}}$ is the junction temperature of the diode.

2) Capacitors

For the MI, the instantaneous power $p(t)$ contains a fluctuating power at twice the line frequency, which is decoupled by the dc-link capacitor $C_{\text{dc}}$. The electrical stresses over $C_{\text{dc}}$ can be calculated by [34]

$$\Delta V_{\text{dc}} \approx P / (\omega C_{\text{dc}} V_{\text{dc}}), I_{\text{rms}} = P / (\sqrt{2}V_{\text{dc}}).$$  (4)

where $P$ is the average power injected to the grid, $\Delta V_{\text{dc}}$ is the peak-to-peak ripple of the capacitor voltage $V_{\text{dc}}$, and $I_{\text{rms}}$ is the RMS current flowing through $C_{\text{dc}}$. The aluminum electrolytic dc-link capacitor $C_{\text{dc}}$ can be modeled as an ideal capacitor in series with an equivalent series resistor (ESR) [34]-[35].

There are two degradation mechanisms for the electrolytic capacitors [9]: chemical reactions due to electrolyte evaporation and contaminants, leading to deterioration of the dielectric material; localized heating, ion transport, and chemical processes caused by the leakage current [36]. The main stressor is the internal hotspot temperature $T_h$ that is determined by the power loss $P_{\text{loss}} = I_{\text{rms}}^2 E_{\text{SR}}(T_h)$. The ESR of an electrolytic capacitor is temperature dependent [37]-[38]; the temperature characteristic of the used electrolytic capacitor is measured and modeled as shown in Fig. 6(b).

For the ceramic and film capacitors ($C_{\text{eq}}, C_{\text{f}}$, and $C_0$), their power losses can be calculated in a similar way. However, their temperature characteristics are different from electrolytic capacitors. For the polyporplene film capacitors, the dependency of their capacitance on the temperature is very weak (0.023%/°C); in the meanwhile, the dissipation factor (DF) is largely unaffected by temperature [39]-[40]. Similarly, when the hotspot temperature is increased from 0 °C to 100 °C, the capacitance and DF of X7R ceramic capacitors decrease by only 5% and 1.5%, respectively [41]. Therefore, the impact of hotspot temperature on the power losses of polyporplene film and X7R ceramic capacitors are neglected in this paper.

3) Magnetic Components

The power losses of magnetic components consist of the core loss and the winding loss. The improved generalized Steinmetz equation (iGSE) [42] describes core loss, and the winding loss can be obtained with the Dowell model [43]-[44]. All the magnetic components were implemented with the Ferrite core 3C95 whose power loss density curve is flat with respect to temperature; this holds for various conditions of frequency and flux density [45]. Hence, the temperature dependence of the power losses in magnetic components is neglected.

B. Thermal Modeling

The PV MI is built with a four-layer PCB and is enclosed in an aluminum case (200 mm x 150 mm x 45 mm) by natural cooling. The case is filled up with elastic 2-component polyurethane casting compound [46] whose thermal conductivity (0.7 W/ (K m)) is almost 30 times higher than that of still air. Thus, the thermal cross-coupling effect between components (heat sources) cannot be neglected. However, most manufacturers provide the junction/core-ambient or case-ambient thermal resistance of a single component in a specific cooling condition.
Enclosure-to-Ambient Thermal Impedance

The heat conduction, convection and radiation all exist in the thermal transfer from the enclosure to the circumstance. The heat transfer rate of convection is related to the temperature gap between the surface and the circumstance, whereas radiation intensity depends on the absolute temperature [47]-[48].

The enclosure of the studied MI is a custom hollow elliptical cylinder (cf. Fig. 7), which makes it difficult to analytically obtain the enclosure-to-ambient thermal impedance \( Z_{\text{thea}} \). Therefore, multiple FEM simulations with ANSYS/Icepak are conducted at different power loss values and enclosure points, as shown in Fig. 8(a). It can be seen that the enclosure location has a negligible impact on \( Z_{\text{thea}} \), i.e., it is almost isothermal, as the Aluminum and the filled compound have a high thermal conductivities. The enclosure-to-ambient thermal impedance \( Z_{\text{thea}} \) is a function of the total power loss of the MI, \( P_l \), as well as time, and can be fitted as a first-order Foster model (cf. Fig.8(b))

\[
Z_{\text{thea}} = R_{\text{thea}}(1 - e^{-t/(R_{\text{thea}}C_{\text{thea}})})
\]

where \( C_{\text{thea}} \) is found to be constant as 2673 J/°C but \( R_{\text{thea}} \) is a function of the total power loss, \( R_{\text{thea}} = 3.5P_l^{-0.216} \). It should be noted that the enclosure is placed horizontally in all the FEM simulations above. If the microinverter is installed vertically in practice, then the FEM-simulated thermal resistance is found as \( R_{\text{thea}} = 3.45P_l^{-0.213} \) which is very close to that in the horizontal orientation. Hence, for this custom aluminum enclosure, it can be assumed that the enclosure-to-ambient thermal impedance \( Z_{\text{thea}} \) is independent of its orientation.

Junction-to-Enclosure Thermal Impedance Network

Thermal resistance network of a converter with \( N \) main components (heat sources) is shown in Fig. 9. The mutual thermal impedance is present between the components. It is difficult to perform the analytical calculation because of the irregular geometry of heat transfer medium. Conduction is the main heat transfer way inside the compound-filled converter, i.e., the components and compound inside the enclosure form a linear and time-invariant (LTI) system [49]. Therefore, the superposition principle can be applied [50]-[51] and the junction temperature for each component can be obtained by

\[
\begin{align*}
T_j(t) & = Z_{\text{z1}}(t) Z_{\text{z2}}(t) \cdots Z_{\text{zn}}(t) + P_m(t) \frac{d}{dt} + T_e
\end{align*}
\]

where \( T_j \) is the junction/hotspot temperature of component \( i \), \( Z_{\text{z1}} \) represents the self junction/hotspot-to-enclosure thermal impedance, \( Z_{\text{zjkm}} \) denotes the mutual junction/hotspot-to-enclosure thermal impedance between components \( m \) and \( n \), \( T_e \) is the enclosure temperature, \( P_m \) is the power loss of the \( m \)th component, and "*" denotes convolution.

Detailed structure models for all main components, enclosure, and PCB (including traces and vias) are built in ANSYS/Icepak based on real dimensions and material properties, as shown in Fig. 7. To extract the thermal impedances in (6), multiple system-level FEM simulations are conducted, as shown in Fig. 10. It can be seen that the local ambient temperature of each component has no significant difference due to the filled compound. The self thermal impedance of \( S_1 \) and mutual thermal impedances between \( S_1 \) and other components are depicted in Fig. 11(a). The
self thermal impedance of semiconductor devices and passive components are shown in Fig. 11(b) and (c).

There are 19 main heat sources in the given MI. To speed up the subsequent calculation for the long-term junction temperature, the adjacent devices with the same part number and the same power loss are combined into one heat source. Thus, $S_1$, $d_1$, $S_3$, $S_5$, $S_6$, $D_1$, $D_2$, $C_{11}$, and $C_{12}$ are simplified into $S_{12}$, $S_{36}$, $S_{78}$, $D_{12}$, and $C_3$, respectively. With the system-level FEM simulations, the junction-enclosure thermal resistance (i.e., steady-state thermal impedance) matrix also can be obtained:

$$R_m = \begin{bmatrix}
8.5 & 0.95 & 0.3 & 0 & 0 & 0 & 0.73 & 0 & 0 & 0 & 1.1 & 0 & 0 \\
0.96 & 5 & 0.5 & 0 & 0 & 0 & 1 & 0 & 0 & 0 & 0.35 & 0 & 0 \\
0.29 & 0.5 & 4.9 & 0 & 0 & 0 & 0.34 & 0.54 & 0 & 0 & 0.31 & 1 & 0 \\
0 & 0 & 0 & 3.4 & 1 & 0.25 & 0 & 0 & 0.8 & 0.85 & 0 & 0 & 0.36 \\
0 & 0 & 0 & 1.1 & 3.4 & 0.16 & 0 & 0 & 0.58 & 0.7 & 0 & 0 & 0.22 \\
0 & 0 & 0 & 0.23 & 0.16 & 5.2 & 0 & 0.34 & 0.33 & 0 & 0 & 0.2 & 0.3 \\
0.72 & 1 & 0.36 & 0 & 0 & 0 & 0 & 15.5 & 0 & 0 & 0 & 0.76 & 0.3 \\
0 & 0 & 0.51 & 0 & 0 & 0 & 0.32 & 0 & 20.4 & 0 & 0 & 0.7 & 0 \\
0 & 0 & 0 & 0.8 & 0.56 & 0.32 & 0 & 0 & 5.8 & 0.73 & 0 & 0 & 0.4 \\
0 & 0 & 0 & 0.84 & 0.7 & 0 & 0 & 0 & 0.74 & 20.6 & 0 & 0 & 0.42 \\
1.1 & 1 & 0.33 & 0 & 0 & 0 & 0.74 & 0 & 0 & 0 & 0 & 0 & 0.29 \\
0 & 0.3 & 1 & 0 & 0 & 0 & 0.16 & 0.23 & 0 & 0 & 0 & 0.27 & 1.95 \\
0 & 0 & 0.35 & 0.21 & 0.34 & 0 & 0 & 0.4 & 0.42 & 0 & 0 & 0 & 2
\end{bmatrix}$$

Fig. 11. FEM simulation results for thermal impedances. (a) Junction-case and junction-enclosure thermal impedances of $S_1$; mutual junction-enclosure thermal impedances between $S_1$ and other components. Self junction-enclosure thermal impedances of (b) semiconductor devices and (c) passive components.

Fig. 12. (a) Calculated and simulated transient junction temperature profile for MOSFETs $S_1$-$S_5$ when the MI is modulated with unipolar PWM and injecting active power to the grid. (b) Junction temperature swing of $S_1$-$S_5$ with respect to the MI power level.

Fig. 13. Temperature profiles for critical components ($S_i$, $S_f$, $S_{c_i}$, $C_{e_j}$) and the enclosure: (a) Aalborg, Denmark, considering the thermal cross-coupling (TCC); (b) Arizona, USA, considering TCC; (c) Aalborg, Denmark, not considering TCC; (d) Arizona, USA, not considering TCC.
where the diagonal elements are the self thermal resistances and the non-diagonal elements represent the mutual thermal resistances. Analyzing the degree of symmetry of (7) yields

$$S_m = \frac{\| (R_{je} - R_{je}) / 2 \|}{\| (R_{je} + R_{je}) / 2 \|} = 0.39\%.$$  \hspace{1cm} (8)

This implies that the thermal resistance matrix has a fairly high degree of symmetry due to the reciprocity of heat conduction [50]-[51]. The thermal impedance $Z_{jmn}$ can be fitted as a $K$th-order Foster model:

$$Z_{jmn} = \sum_{k=1}^{K} R_{jmn,k}(1 - e^{-t/T_{jmn,k}})$$  \hspace{1cm} (9)

where $R_{jmn}$ and $T_{jmn}$ are junction-enclosure thermal resistance and time constant between components $m$ and $n$. The ambient-enclosure temperature difference and the junction temperature of component $m$ can be calculated from the discrete equations:

$$\Delta T_{jmn}(x + 1) = \left[ \sum_{n=1}^{N} \sum_{k=1}^{K} \frac{\Delta T_{jmn,k}(x)e^{-t/T_{jmn,k}}}{P_{m,n}(x)R_{jmn,k}(1 - e^{-t/T_{jmn,k}})} \right] + \sum_{k=1}^{K} R_{jmn,k}(1 - e^{-t/T_{jmn,k}})P_{m,n}(x)R_{jmn}(1 - \Delta T_{jmn}(x + 1)/T_{a})$$

$$T_{jmn}(x + 1) = \Delta T_{jmn}(x + 1) + \Delta T_{jmn}(x + 1) + T_{a}$$

The unipolar pulse width modulation (PWM) [52] is applied to the inverter stage, and it is assumed that only active power is injected to the grid. During the positive half cycle of the grid voltage, $S_{7}$ and the body diode of $S_{8}$ turn on alternately, and $S_{8}$ and the body diode of $S_{7}$ conduct concurrently. During the negative half cycle, $S_{7}$ and the body diode of $S_{8}$ turn on alternately, and $S_{7}$ and the body diode of $S_{8}$ conduct concurrently. The channel of each MOSFET conducts during a half cycle, whereas the body diode conducts during the other half cycle. The (conduction and switching) power losses of the MOSFET channel and its body diode are different, leading to an asymmetrical power loss profile for the MOSFETs in the inverter stages, as shown in Fig. 12(a). Fig. 12 also presents the calculated and simulated junction temperature profiles of $S_{7}$-$S_{8}$ for 300-W active power injected to the grid. Evidently, their junction temperature profile has 50-Hz fluctuations, which are caused by the periodical power losses at 50 Hz. The calculations agree well with simulations. The amplitude of the 50-Hz temperature swing rises with respect to the MI power increase, as indicated in Fig. 12(b).

C. Lifetime and Damage Accumulation Modeling

According to the FMEA results in [12] and [18], the progressive increase of the on-state resistance (wear-out) of MOSFETs is mainly caused by the growth of fatigue cracks and voids into the source metal layer. A 20% rise of the on-state resistance is chosen as the criteria of wear-out failure and a Coffin-Manson law based reliability model is built in [12]

$$N_f = \alpha \cdot (\Delta T_j)^{m}$$  \hspace{1cm} (11)

where $N_f$ is the number of cycles to failure, $\Delta T_j$ is the junction temperature swing, and $\alpha$ and $m$ are fitting parameters.

A widely-used capacitor lifetime model is employed for the lifespan projection of capacitors [15], [19]

$$L_n = L_0 \cdot 2^{n_m (V/V_n)^{n_2}}$$  \hspace{1cm} (12)

in which $L_0$ is the lifetime under the thermal and electrical stress $T_0$ and $V$, $L_n$ is the lifetime under the reference temperature $T_0$ and the nominal voltage $V_0$. The coefficient $n_1$ is a temperature dependent constant, and $n_2$ is the voltage stress exponent.

For snap-in aluminum electrolytic capacitors, the temperature-dependent parameter $n_1$ is 10 and the voltage stress exponent $n_2$ is 5 when the applied voltage is 80%-100% of the rated voltage [53]-[54]. The temperature-dependent parameter $n_1 = 10$ also holds for film capacitors [15], [36], [57]. However, the voltage stress exponent $n_2$ for film capacitors is reported from around 7 to 9.4 in [9], [15], [36], from 5 to 10 in [55], from 7 to 12 in [56], and 7 in [57]. The discrepancy between the values may be attributed to the different technologies adopted by the different manufacturers [55]. To have an unbiased lifetime estimation of film capacitors, the median value 8.2 is adopted. For the ceramic capacitor used, the manufacturer provides the coefficients $n_1 = 8$, and $n_2 = 3$ [58].

According to the commonly used Miner’s rule [59]-[60], the damage accumulates linearly:

$$D_{mg} = \sum_{k}^{N} \frac{n_k}{N_k}$$  \hspace{1cm} (13)

where $n_k$ is the number of cycles with a specific thermal loading stress, and $N_k$ is the number of cycles till failure for the same stress. The device fails when the accumulated $D_{mg}$ reaches 1.

IV. WEAR-OUT FAILURE ANALYSIS OF THE MICROINVERTER

A. Static Annual Damage of Components

The mission profiles from Aalborg, Denmark, and Arizona, USA, are applied to the electro-thermal model. Then, the junction/hotspot temperature profiles for each component and the enclosure temperature can be derived (cf. Fig. 13). The resolution is 100 points/s to accommodate 50-Hz junction temperature fluctuations of the inverter MOSFETs. If the thermal cross-coupling (TCC) effect is not considered, the junction/hotspot temperatures of components will be underestimated, as shown in Fig. 13(c) and (d). It should be noted that a MI is typically installed on the mounting rack of PV panels, and thus the real ambient temperature of the MI may be higher than the applied one which represents the open-field temperature. The PV module degradation is ignored to offset this methodology flaw.

With and without considering the TCC effect, the annual damage of each critical component at the two locations is shown in Fig. 14(a). It can be observed that the dc-link capacitor $C_{dc}$ has the highest annual damage at both locations, i.e., 0.01 and 0.057 for Aalborg and Arizona, respectively. Assuming there are no other kinds of failures, the corresponding wear-out lifetimes of the dc-link capacitor are 100 yrs and 17.54 yrs for the two operating locations. However, if the thermal cross-coupling effect is not considered, then the annual damages of $C_{dc}$ at the two locations are 0.007 and 0.031, which results in an underestimation rate of about 30 %. The mean ambient temperature of Arizona over a year, $T_{\text{avg}}$, is 22.34 °C. If the solar irradiance of Arizona remains the same, but the mean ambient temperature $T_{\text{a}}$ varies, then the annual damage of each component will change as well, as shown in Fig. 14(b). It can be seen that the annual damages of capacitors rise significantly with respect to the increase of $T_{\text{avg}}$, while the damages of semiconductors increase slightly. This results from (11) where the number of cycles to failure is mainly dependent on the junction temperature swing instead of its mean value.
Monte Carlo Simulation and System Failure Probability Due to Wear-out

There are some uncertainties which may affect the MI lifetime in the real-world operation. First, the parameters in the lifetime model could vary. For instance, the applied lifetime model for MOSFETs is derived from the testing data in [12], and the parameters $\alpha$ and $m$ have boundaries. Second, the parameters of the employed devices vary, which is caused by the manufacturing process variations among the devices with the same part number. According to the datasheet, the on-state resistances of the MOSFETs employed in the two stages vary within ±20% and ±10%, respectively. Third, the mission profile could also vary due to the climate change.

It is assumed that all the variations mentioned above obey the normal distribution. The second and third types of uncertainties (e.g., $R_{ds(on)}$ of MOSFET, ESR of capacitor, ambient temperature, and solar irradiance) directly affect the junction/hotspot temperature. Hence, the junction/hotspot temperature swing will vary within a certain range. The probability density functions (pdfs) of the parameters of $C_{dc}$ and $S_1$ are shown in Figs. 15(a) and 16(a), considering a 95% confidence interval (CI). For other devices, their parameters variations are also considered.

To analyze the impact of all the uncertainties on the system wear-out failure, the continuous mission profile should be converted into an equivalent static one, which produces the same degradation [61]. Then a sensitivity analysis—Monte Carlo simulation can be carried out by simultaneously taking into account all parameter variations. The population number for each sample is $1 \times 10^5$ in the Monte Carlo simulation. The histograms of years to wear-out failure for the selected...
components, $C_{dc}$ and $S_{dc}$ are shown in Figs. 15(b) and 16(b), respectively, which are fitted with the Weibull distribution [61]:

$$f(t) = \frac{\beta}{\eta} \left( \frac{t}{\eta} \right)^{\beta-1} e^{-\left( \frac{t}{\eta} \right)^\beta}, \quad F(t) = 1 - e^{-\left( \frac{t}{\eta} \right)^\beta}$$  \hspace{1cm} (14)

where $\beta$ is the shape parameter and $\eta$ is the scale parameter.

Assume all the considered devices are connected in series in the reliability model, i.e., any component failure will lead to system failure. Then the system wear-out failure $F_{sys}(t)$ equals:

$$F_{sys}(t) = 1 - \prod(1 - F(t))$$  \hspace{1cm} (15)

where $F(t)$ represents the cumulative distribution function (cdf) of the component wear-out failure.

Fig. 17 shows the probability curves of wear-out failures for components and the system when operating at Aalborg, Denmark, and Arizona, US, with and without considering the thermal cross-coupling effect. First, it can be seen that the mission profile has a strong impact on the wear-out failure: when operating in a harsher environment, i.e., Arizona, the wear-out failure probabilities before 25-year operation are significantly higher. Second, neglecting the thermal cross-coupling effect will lead to an obvious underestimation of the wear-out failure probability; when operating at Aalborg, the predicted system wear-out failure probability before 25 years is 3.34 % (cf. Fig. 17(a)), whereas the corresponding value is only 1.3 % (cf. Fig. 17(b)) if neglecting the thermal cross-coupling effect. When operating at Arizona, the $B_{00}$ lifetimes with and without considering the thermal cross-coupling effect are 8.3 yrs and 12.2 yrs (cf. Fig. 17(c) and (d)), respectively, which implies that about 45 % lifetime overestimation can be made if neglecting the thermal cross-coupling effect. In addition, it can be seen that the dc-link electrolytic capacitor $C_{dc}$ has the highest wear-out failure probability when the operating environment is harsh, and thus dominates the system wear-out failure. Hence, it can be concluded that the dc-link electrolytic capacitor $C_{dc}$ is the bottleneck of 25-year reliable operation for the studied PV MI.

V. RELIABILITY IMPROVEMENT OF THE MICROINVERTER

It can be concluded from the reliability evaluation results (cf. Fig. 17) that the 25-year wear-out failure probability of the studied PV microinverter is high when operating in a harsh environment—Arizona, US. Therefore, measures will be taken to improve its reliability.

A. Advanced Multi-Mode Control of the qZSSRC

The multi-mode control of the qZSSRC [26] results in the operation in the pass through mode (PTM) only at the particular voltage where (1) holds true for the fixed dc-link voltage. The PTM corresponds to the peak efficiency. However, it is not necessary for the grid-tied microinverter to have a stable dc-link voltage. Hence, an advanced multi-mode control with a variable dc-link voltage (cf. Fig. 18(a)) could be implemented on the qZSSRC to cover the voltage ranges of the most probable maximum power points (MPPs) of the 60- and 72-cell Silicon (Si) PV modules in PTM, as shown in Fig. 18(b). The lower bound of the PTM range is defined by the peak grid voltage $V_{g(pk)}$ with an assumption that the dc-link voltage is 10 V above that:

$$V_{PV1} = \frac{V_{g(pk)} + 10}{2n}$$  \hspace{1cm} (16)

The grid RMS voltage is usually within the range of 207 V to 253 V, which results in possible variations of the minimum dc-link voltage $V_{DC(min)}$ from 305 V to 370 V. For the rated grid voltage of 230 V, this voltage equals $V_{DC(min)} = 335$ V. The upper bound of the PTM is limited by the voltage rating of the dc-link capacitor. Considering the existing technology, the electrolytic capacitor rated voltage of 500 V could be recommended. Assuming $V_{DC(max)} = 460$ V, then a safety margin of 40 V is achieved:

$$V_{PV2} = \frac{V_{DC(max)} + 10}{2n}$$  \hspace{1cm} (17)

The PTM is active between $V_{PV1} = 28$ V and $V_{PV2} = 38$ V for the nominal grid RMS voltage of 230 V. The control characteristic of the qZSSRC shown in Fig. 18(b) at the nominal grid voltage features a considerable PTM range owing to the proposed advanced multi-mode control. Remarkably, the PTM overlaps with the ranges of the most probable MPPs of the 60- and 72-cell Si PV modules over the temperature variations between 30 °C and 60 °C. This also includes the standard nominal operating cell temperature (NOCT) of 45 °C. The MPPs outside the PTM correspond to the temperatures that are rarely observed in practice.

The advanced multi-mode control with a variable DC-link voltage results in an efficiency improvement by over 2% for the PV microinverter, as shown in Fig. 3 and Fig. 19. This means that the power losses and the junction/hotspot temperatures of components will be reduced, which is beneficial for reliability improvement.

B. Long-Lifetime DC-Link Electrolytic Capacitor

From Fig. 17(c), it is seen that the long-term (e.g., 25 years) reliability bottleneck of the PV microinverter operating in a harsh environment is the dc-link electrolytic capacitor $C_{dc}$. Therefore, $C_{dc}$ should be selected carefully. In the baseline
design, the dc-link employs a cost-optimized 150-µF electrolytic capacitor, whose nominal lifetime is 5000 hours at 85 °C. To decrease the wear-out failure probability, an emerging high-reliability electrolytic capacitor (ESR at 100 Hz at 25°C: 0.54 Ω, nominal lifetime: 5000 hours @105°C), will be used in the new design along with the variable DC-link voltage control.

![Graph showing temperature profiles of critical components](image)

**Fig. 20.** Calculated temperature profiles of critical components ($S_1$, $S_2$, $S_3$, $C_{dc}$) and the enclosure of the PV microinverter with the variable DC-link voltage control when operating in Arizona, US.

Fig. 21. Reliability evaluation results of the PV microinverter with the variable dc-link voltage control and the new electrolytic capacitor; the mission profile of Arizona is applied: (a) annual damage and (b) wear-out failure probabilities of each component and the system.

C. Wear-Out Failure Probability Estimation

With the advanced multi-mode control and the new DC-link capacitor, the temperatures of the selected critical components ($S_1$, $S_3$, $S_5$, $C_{dc}$) and the enclosure can be obtained, as shown in Fig. 20. Compared with the baseline solution, the new design enables the microinverter to operate at lower temperatures (cf. Fig. 13 and Fig. 20); the maximum temperature reduction is about 14 °C. The reliability evaluation procedure is repeated for the new design, and the results are shown in Fig. 21. It is seen from Figs. 14(a) and 21(a) that the annual damage to each component is decreased due to the lower junction/hotspot temperature. Particularly, the annual damage to the dc-link capacitor $C_{dc}$ is significantly reduced from 0.057 to 0.0078 because of the lower hotspot temperature and longer nominal capacitor lifetime. Fig. 21(b) shows the probability curves of wear-out failure for the components and the system. As can be observed, the 25-year wear-out failure probability of each component is kept at a low level. The wear-out failure probabilities over time obey the Weibull distribution, but the shape parameters of the capacitors are larger than those of the semiconductors, as illustrated in Fig. 21(b). Therefore, at the early stage of life cycle, the system wear-out failure is dominated by semiconductors. Nevertheless, the system wear-out failure probability over 25-year operation is about 2.8 %, which is a dramatic improvement compared to the baseline solution (cf. Fig. 17(c)).

VI. CONCLUSIONS

The wear-out performance of a 300-W PV microinverter is evaluated by applying different mission profiles, experimental measurements, system-level FEM simulations, Monte Carlo simulation, and Weibull analysis. Harsh operating conditions of microinverters compel the enclosure to be filled up with thermally conducting casting compound, causing a strong thermal cross-coupling effect between components. The performed analysis reveals that: 1) the mission profile has a significant impact on the system wear-out failure; 2) neglecting the thermal cross-coupling effect will lead to a remarkable underestimation of the system wear-out failure probability; 3) the DC-link electrolytic capacitor is the bottleneck for the long-term (e.g., 25-year) reliable operation of the studied PV microinverter. In order to reduce the system wear-out failure probability, the variable DC-link voltage control is applied and the original cost-optimized DC-link capacitor is replaced with a more reliable aluminum electrolytic capacitor. It is shown that the probability of system failure due to wear-out over 25 years can be significantly reduced with the new design.

Nevertheless, the reliability evaluation results need to be treated cautiously. The aim of the wear-out failure probability prediction is to identify the weakest link in the PV microinverter, and to benchmark different modulation/control/design techniques for reliability improvement. The wear-out failure probability in real operation may differ from the estimation in this paper due to several limitations: 1) the applied empirical device lifetime models are derived by accelerated testing at a specific condition and may lead to errors due to different operating conditions; 2) depending on the installation position of the microinverter, its real ambient temperature may be much higher than the open-field ambient temperature; 3) the degradation of PV modules will slow down the wear-out of microinverters; 4) in addition to wear-out, there are also other failure modes (cf. Fig. 4) which may affect the hardware failure, but are not taken into account in this paper.

ACKNOWLEDGMENT

The authors would like to thank Ubik Solutions LLC for the support of this research.

REFERENCES


Yanfeng Shen (S’16) received the B.S. and M.S. degrees in electrical engineering and power electronics from Yanshan University, Qinhuangdao, China, in 2012 and 2015, respectively. He is currently working toward the Ph.D. degree in power electronics at the Center of Reliable Power Electronics (CORPE), Aalborg University, Aalborg, Denmark.

He worked as an Intern at ABB Corporate Research Center, Beijing, China, from Aug. to Oct., 2015. His research interests include the reliability of power electronics, dc-dc converters and PV inverters.

Andrii Chub (S’12–M’17) received the B.Sc. degree in Electronics and M.Sc. degree in Electronic Systems from Chernihiv State Technological University, Chernihiv, Ukraine, in 2008 and 2009 respectively. In 2016, he received the Ph.D. degree in Electrical Engineering from Tallinn University of Technology.

He is employed as a Junior Researcher at the Department of Electrical Engineering, Tallinn University of Technology, Tallinn, Estonia. He has co-authored more than 40 papers and a book chapter on power electronics and applications. In addition, he holds several patents and utility models. His research interests include dc-dc and dc-ac converters, impedance source electric energy conversion technology, implementation of the new wide bandgap semiconductors in power electronic converters, renewable energy conversion systems for energy efficient residential buildings, and converter topologies for intelligent transformers.

Huai Wang (M’12, SM’17) received the B.E. degree in electrical engineering, from Huazhong University of Science and Technology, Wuhan, China, in 2007 and the Ph.D. degree in power electronics, from the City University of Hong Kong, Hong Kong, in 2012. He is currently an Associate Professor and a Research Thrust Leader in the Center of Reliable Power Electronics (CORPE), Aalborg University, Aalborg, Denmark. He was a Visiting Scientist with the ETH Zurich, Switzerland, from Aug. to Sep. 2014, and with the Massachusetts Institute of Technology (MIT), USA, from Sep. to Nov. 2013. He was with the ABB Corporate Research Center, Switzerland, in 2009. His research addresses the fundamental challenges in modelling and validation of power electronic component failure mechanisms, and application issues in system-level predictability, condition monitoring, circuit architecture, and robustness design. He has contributed a few concept papers in the field of power electronics reliability, hold 2 patents and filed 5 patents on advanced passive component concepts, and co-edited a book.

Dr. Wang received the Richard M. Bass Outstanding Young Power Electronics Engineer Award from the IEEE Power Electronics Society in 2016, and the Green Talents Award from the German Federal Ministry of Education and Research in 2014. He is currently the Award Chair of the Technical Committee of the High Performance and Emerging Technologies, IEEE Power Electronics Society. He serves as an Associate Editor of IEEE JOURNAL OF EMERGING AND SELECTED TOPICS IN POWER ELECTRONICS, and IEEE TRANSACTIONS ON POWER ELECTRONICS.

Dmitri Vinnikov (M’07–SM’11) received the Dipl.Eng., M.Sc., and Dr.Sc.techn. degrees in electrical engineering from Tallinn University of Technology, Tallinn, Estonia, in 1999, 2001, and 2005, respectively.

He is currently the Head of the Power Electronics Group, Department of Electrical Power Engineering and Mechatronics, Tallinn University of Technology (Estonia) and a Guest Researcher at the Institute of Industrial Electronics and Electrical Engineering, Riga Technical University (Latvia). He is the Head of R&D and co-founder of Ubik Solutions LLC – Estonian start-up company dedicated to innovative & smart power electronics for renewable energy systems. Moreover, he is one of the founders and leading researchers of ZEBE – Estonian Centre of Excellence for zero energy and resource efficient smart buildings and districts. He has authored or coauthored two books, five monographs and one book chapter as well as more than 200 published papers on power converter design and development and is the holder of numerous patents and utility models in this field. His research interests include applied design of power electronic converters and control systems, renewable energy conversion systems (photovoltaic and wind), impedance-source power converters, and implementation of wide bandgap power semiconductors.

Elizaveta Livik (S’12–M’16) received Dipl.-Eng., M.Sc. and Ph.D. degrees in Electrical Engineering from the Department of Electrical Drives and Power Electronics, Tallinn University of Technology, Tallinn, Estonia, in 1998, 2000, and 2015, respectively.

She is currently a Researcher at the Department of Electrical Drives and Power Electronics, Tallinn University of Technology. Her main research interests include impedance-source power electronic converters, renewable energy and distributed generation, as well as control and reliability issues of power electronic converters in active distribution networks. She has authored or co-authored more than 25 research papers and 1 book.

Fredre Blaabjerg (S’86–M’88–SM’97–F’03) was with ABB Scandia, Randers, Denmark, from 1987 to 1988. From 1988 to 1992, he got the PhD degree in Electrical Engineering at Aalborg University in 1995. He became an Assistant Professor in 1992, an Associate Professor in 1996, and a Full Professor of power electronics and drives in 1998. From 2017 he became a Villum Investigator.

His current research interests include power electronics and its applications such as in wind turbines, PV systems, reliability, harmonics and adjustable speed drives. He has published more than 500 journal papers in the fields of power electronics and its applications. He is the co-author of two monographs and editor of 7 books in power electronics and its applications.

He has received 24 IEEE Prize Paper Awards, the IEEE PELS Distinguished Service Award in 2009, the EPE-PEMC Council Award in 2010, the IEEE William E. Newell Power Electronics Award 2014 and the Villum Kann Rasmussen Research Award 2014. He was the Editor-in-Chief of the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2006 to 2012. He has been Distinguished Lecturer for the IEEE Power Electronics Society from 2005 to 2007 and for the IEEE Industry Applications Society from 2010 to 2011 as well as 2017 to 2018. In 2018 he is President EPE-PEMC Power Electronics Society. He is nominated in 2014, 2015, 2016 and 2017 by Thomson Reuters to be between the most 250 cited researchers in Engineering in the world. In 2017 he became Honoris Causa at University Politehnica Timisoara (UPT), Romania.