Performance Evaluation of the Single-Phase Split-Source Inverter Using an Alternative DC-AC Configuration
Abdelhakim, Ahmed; Mattavelli, Paolo; Davari, Pooya; Blåbjerg, Frede

Published in: I E E E Transactions on Industrial Electronics

DOI (link to publication from Publisher): 10.1109/TIE.2017.2714122

Publication date: 2018

Document Version Accepted author manuscript, peer reviewed version

Link to publication from Aalborg University


General rights
Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

? Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
? You may not further distribute the material or use it for any profit-making activity or commercial gain
? You may freely distribute the URL identifying the publication in the public portal

Take down policy
If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.

Downloaded from vbn.aau.dk on: december 31, 2018
Performance Evaluation of the Single-Phase Split-Source Inverter Using an Alternative DC-AC Configuration

Ahmed Abdelhakim, Student Member, IEEE, Paolo Mattavelli, Fellow Member, IEEE, Pooya Davari, Member, IEEE, and Frede Blaabjerg, Fellow Member, IEEE

Abstract—This paper investigates and evaluates the performance of a single-phase split-source inverter (SSI), where an alternative unidirectional dc-ac configuration is used. Such configuration is utilized in order to use two common-cathode diodes in a single-device instead of using two separate diodes, resulting in minimum parasitic inductance in the commutation paths. In this paper, the analysis and modulation of the single-phase SSI using this alternative configuration is discussed, and the analysis of the low frequency component in the dc side is introduced. Moreover, the features behind employing the triangular, the trailing-edge sawtooth, and the leading-edge sawtooth carriers with the single-phase SSI are discussed, and the differences among these carriers are highlighted. In order to highlight the performance of the proposed SSI, a comparative study is conducted with the two-stage architecture and the single-phase quasi-Z-source inverter (qZSI). The introduced analysis is enhanced with simulation results using MATLAB/PLECS models, where a 1-kVA single-phase SSI is designed and simulated. Finally, the designed 1-kVA single-phase SSI is implemented experimentally and tested at different operating points, i.e. at different voltage gains, and a maximum efficiency of 95.5% has been obtained.

Index Terms—Discontinuous conduction, Impedance-based inverter, low frequency, Quasi-Z-source inverter, Renewable energy sources, Sawtooth carrier, Single-phase, Single-stage, Split-source inverter, Triangular carrier, Two-stage, Voltage source inverter, Z-source inverter.

I. INTRODUCTION

SINGLE-STAGE dc-ac power conversion systems has undergone a fast evolution during the last few years to replace the conventional two-stage architecture, which includes a front-end dc-dc boost converter (BC) and an output voltage source inverter (VSI) [1], [2]. This evolution has grown up as a way to improve the overall system performance, in terms of reducing its size and complexity [3], [4]. Most of these single-stage topologies and their different modulation schemes have been reviewed in [1], [5], [6]. Among these different single-stage options, the three-phase split-source inverter (SSI) has recently been proposed in [7] as an alternative solution to the commonly used Z-source inverter (ZSI), in order to overcome some of its demerits, like the discontinuity of the input dc current and the dc-link voltage and the high voltage stresses at higher overall voltage gains. This SSI benefits from the following merits:

- continuous dc-link voltage. Hence, it is possible to use high frequency decoupling capacitors across the inverters legs in order to minimize the voltage spikes across the different switches due to the layout parasitic inductances;
- lower switch voltage stresses for higher overall voltage gains;
- lower passive component-count;
- using only additional input diodes (i.e. no need for additional active switches combined with additional gate drive circuitry compared to the standard VSI);
- using the same standard modulation schemes as the VSI for its basic operation;
- using the same switching states as the VSI (i.e. it does not require extra states to achieve the boosting).

On the other hand, it suffers from the following demerits:

- like the VSI, a sufficient dead band time should be generated;
- higher voltage stresses at lower voltage gains;
- higher current stresses at higher voltage gains;
- unequal current distribution among the different switches;
- high frequency commutations of the input diodes.

Several research activities have considered the SSI, where its three-level operation for three-phase systems using the flying capacitor structure has been investigated in [8], [9]. On the other hand, the authors in [10] discussed the same operation using the diode-clamped structure, showing the possibility of connecting the input dc source to the positive point of the dc-link. Moreover, its closed-loop control in grid-connected mode for renewable energy sources has been discussed in [11], in which the authors have proposed a decoupled control scheme to separately control the SSI dc and ac sides.

The single-phase operation of the SSI has been introduced in [12], [13], where the latter proposes the use of two MOSFETs working in synchronous rectification mode at the fundamental frequency instead of the two input diodes. The use of additional MOSFETs cancels the high frequency commutations of
the input diodes, allows a bidirectional power flow capability, which is not mandatory in several applications, and improves the efficiency due to the low ON resistance. Moreover, additional gate drive circuitry and control signals should be considered, leading to higher complexity and converter volume. On the other hand, the authors in [14] introduce a similar topology to the single-phase SSI, in which two coupled inductors are utilized in order to achieve higher voltage gain due to the system parasitics and the required high duty cycle. It is worth to note that the SSI can achieve a theoretical voltage gain of infinity, but a maximum gain of 4 to 5 can be achieved experimentally like the conventional two-stage architecture. Meanwhile, higher voltage gains can be obtained using means of coupled inductors as in [14].

This paper studies and evaluates the performance of the single-phase SSI, including a dc side low frequency component analysis. In this study, the single-phase SSI modulation using the triangular, the trailing-edge sawtooth, and the leading-edge sawtooth carriers is discussed, and their features are highlighted. Furthermore, the single-phase SSI is compared with the two-stage architecture using a BC-fed single-phase full-bridge VSI and the quasi-Z-source inverter (qZSI).

The work and analysis carried out in this paper utilize an alternative unidirectional single-phase SSI configuration as shown in Fig. 1. In this configuration, the input dc source is connected to the positive point of the dc-link and the diodes are reversed as discussed in [10] for the three-phase three-level diode-clamped SSI. Such configuration with the single-phase operation gives the possibility of using two common-cathode diodes in a single device as an alternative solution to the two separate diodes, i.e. it is possible to use a common-cathode dual-diode package or two separate diodes. The merit behind the common-cathode package is to achieve less parasitic inductance in the commutation path of these diodes, resulting in less voltage spikes across the different switches and enhancing the performance of the SSI. It is worth to note that using MOSFETs as discussed in [13] with the proposed configuration in Fig. 1 does not require any extra isolated gate drives.

The rest of this paper is organized as follows: Section II discusses the operation, modulation, and mathematical derivation of the single-phase SSI configuration shown in Fig. 1. Moreover, the high frequency commutations of the input diodes and influence of carrier signal on improving the system performance are explained and analyzed. Section III compares this single-phase SSI with the two-stage architecture and the single-phase qZSI, in terms of number of required elements, input inductance requirements, and voltage and current stresses. Then, a 1-kVA single-phase SSI is designed and simulated using MATLAB/PLECS models in Section IV. Then, the designed 1-kVA single-phase SSI is implemented experimentally in Section V to validate and verify the reported analysis and simulation results. Finally, conclusions are drawn in Section VI.

II. ANALYSIS OF THE SINGLE-PHASE SSI

This section shows the operation, modulation, and mathematical derivation of the single-phase SSI, considering the configuration shown in Fig. 1. Furthermore, it shows the problem of the SSI input diodes of having high frequency commutations, and studies the effect of utilizing different carrier signals, highlighting their effects on the output ac side.

A. Operation and Modulation

The utilized single-phase SSI configuration, shown in Fig. 1, has a similar operation as the three-phase one proposed in [7]. This single-phase SSI uses the standard B4-bridge and considers its standard four switching states to achieve the boosting operation within the inversion one. The inductor \( L \) charges when at least one of the upper switches, i.e. \( S_{xU} \) and \( S_{yU} \), is ON. This corresponds to three different switching states as shown in Fig. 2(a), Fig. 2(b), and Fig. 2(c), where \( L \) is charging during the two active states and one of the two zero states, when the two upper switches are simultaneously ON. Meanwhile, it uses the remaining zero state shown in Fig. 2(d), when the lower switches are simultaneously ON, to discharge \( L \) and charge the capacitor \( C \).
Such operation can be achieved using the standard sinusoidal pulse with width modulation (SPWM) shown in Fig. 3(a), which is a common three-level modulation technique used for the single-phase VSI. Thus, according to Fig. 2 and Fig. 3(a), \( L \) charges when the envelope defined by \( \max(v_x^*, v_y^*) \) is higher than the carrier signal. When this condition is not satisfied, \( L \) discharges through the antiparallel diodes of the lower switches into \( C \). This envelope, defined by \( \max(v_x^*, v_y^*) \) in Fig. 3(a), is continuously oscillating, resulting in an oscillating duty cycle of charging and discharging \( L \), i.e., it increases the low frequency component at the dc side voltage and current. Moreover, it gives high voltage stresses as discussed in [7] for the SPWM used with the three-phase SSI. Thus, the SPWM scheme, shown in Fig. 3(a), is modified as shown in Fig. 3(b), where the modified SPWM (MSPWM) scheme is introduced to have a constant duty cycle of charging and discharging \( L \), and lower voltage stresses by fixing the minimum value of the reference signals at the minimum value of the carrier signal. It is worth to note that the commonly used two-level modulation schemes with the single-phase VSI are not applicable for the single-phase SSI as it does not achieve the required proper operation as discussed before. Moreover, the SPWM has been shown to illustrate the basic operation of the single-phase SSI, but its usage results in a high volume of low frequency component.

### B. Mathematical Derivation

The same procedure followed before with the three-phase SSI in [7] is outlined here using the single-phase SSI to derive all the equations needed to properly design the converter using the MSPWM scheme.

According to Fig. 3(b), \( L \) charges with a duty cycle \( D = M \). Thus, the normalized average dc-link voltage \( \bar{V}_{inv} / V_{in} \) and the normalized output fundamental peak voltage \( V_{ph} / V_{in} \) can be calculated by

\[
\frac{V_{inv}}{V_{in}} = \frac{1}{1 - M} \quad (1) \\
\frac{V_{ph}}{V_{in}} = \frac{M}{1 - M} \quad (2)
\]

where \( V_{in} \) is the input dc voltage.

Note that when \( M \) is constant, there is a low frequency component in the input current coming out from the low frequency component in the dc-link voltage, which is normal in the single-phase systems [15]–[18]. Such low frequency component in the input current can effectively be mitigated in any closed-loop system as in [19]–[21]. Furthermore, the low frequency component in the dc-link voltage can be mitigated by means of decoupling circuits as discussed in [22].

In order to properly design the dc side passive elements, i.e., proper sizing of \( L \) and \( C \), in an open-loop case, the low frequency component in the dc side should be considered with the high frequency one. This low frequency component, which is two times the fundamental frequency \( (f_1) \), is due to the output power fluctuation.

1) **High Frequency Component**: Due to the volt-second balance in the inductor at steady-state, the high frequency peak-to-peak inductor current ripple \( (\Delta I_{L_h}) \) can be calculated as

\[
\Delta I_{L_h} = \frac{M \cdot V_{in}}{f_s \cdot L},
\]

where \( f_s \) is the switching frequency. On the other hand, due to the charge balance in the capacitor at steady-state, the high frequency peak-to-peak dc-link voltage ripple \( (\Delta V_{invh}) \) is given by

\[
\Delta V_{invh} = \frac{(1 - M) \cdot I_{in}}{f_s \cdot C}.
\]

2) **Low Frequency Component**: According to [13], the low frequency peak-to-peak dc-link voltage ripple \( (\Delta V_{inv}) \), assuming a constant inductor current, can be estimated by

\[
\Delta V_{inv} = \frac{2M \cdot I_{ph}}{3 \pi^2 \cdot f_1 \cdot C},
\]

where \( I_{ph} \) is the output fundamental peak current.

The low frequency peak-to-peak inductor current ripple \( (\Delta I_{L_l}) \), which is proportional with the low frequency component in the dc-link voltage \( (\Delta V_{inv}) \), can be estimated by

\[
\Delta I_{L_l} = \frac{(1 - M) \cdot \Delta V_{inv}}{\sqrt{16 \pi^2 f_1^2 \cdot L^2 + R_{eq}^2}} = \frac{2M \cdot (1 - M) \cdot I_{ph}}{3 \pi^2 \cdot f_1 \cdot C \cdot \sqrt{16 \pi^2 f_1^2 \cdot L^2 + R_{eq}^2}},
\]

where \( R_{eq} \) is the estimated equivalent series resistance in the discharging loop of \( L \), which includes the internal resistances of the dc source, the equivalent series resistance of the dc-link capacitor, and the MOSFETs and the diodes ON resistances.
Notably, $R_{eq}$ can be neglected for large values of $L$, i.e. when $(X_L = 4\pi f_1 L) \gg R_{eq}$. Therefore, a simplified form of (6) can be obtained

$$\Delta I_L = \frac{M \cdot (1 - M) \cdot I_c}{6 \pi^3 \cdot f_1^2 \cdot C \cdot L},$$

Finally, combining the low and the high frequency components for $L$ and $C$, their values can be calculated from

$$\Delta I_L = \frac{M \cdot V_{in}}{f_s \cdot L} + \frac{2M \cdot (1 - M) \cdot I_c}{3\pi^2 \cdot f_1 \cdot C \sqrt{16\pi^2 f_1^2 \cdot L^2 + R_{eq}^2}},$$

$$\Delta V_{inv} = \frac{(1 - M) \cdot I_{in}}{f_s \cdot C} + \frac{2M \cdot I_c}{3\pi^2 \cdot f_1 \cdot C},$$

where $\Delta V_{inv}$ and $\Delta I_L$ are the peak-to-peak dc-link voltage and inductor current ripples respectively, including the low and high frequency components, i.e. $\Delta V_{inv} = \Delta V_{inv_{low}} + \Delta V_{inv_{high}}$ and $\Delta I_L = \Delta I_{L_{low}} + \Delta I_{L_{high}}$.

### C. Modulation Using Triangular and Sawtooth Carriers

As mentioned before, the SSI suffers from the high frequency commutation problem of its input diodes. For the single-phase SSI shown in Fig. 1, each of the two input diodes is continuously conducting with different current values for half of the fundamental period, while the other one is continuously commutating during this period. This can be clarified considering one switching cycle as shown in Fig. 4(a), where this figure shows the transitions between three different states during one switching cycle using the triangular carrier.

According to Fig. 4(a) and Fig. 2, $D_y$ is always conducting, while $D_y$ is commutating. Fig. 4(a) shows that $D_y$ turns OFF twice in each switching cycle. The first turning OFF instant in Fig. 4(a) occurs during the charging period with different current values as it depends on the intersection point of the oscillating lower envelope, defined by $(\min(v_{x}^*, v_{y}^*))$, with the carrier signal. Meanwhile, the second turning OFF instant Fig. 4(a) occurs at the end of the discharging period with a constant current value equal to half of the inductor current minimum value as it depends on the intersection point of the constant upper envelope, defined by $(\max(v_{x}^*, v_{y}^*))$, with the carrier signal.

These high frequency commutations of the input diodes represent additional losses due to the reverse recovery losses of these diodes. Moreover, the reverse recovery current of these input diodes represents additional conduction losses in the other switches. It is worth to note that this commutating current in the diodes corresponds to the commutating current in the switches. Hence, reducing this current results in lower switching losses.

According to the prior discussions, it is expected that the sawtooth carrier will result in one diode commutation per switching cycle as shown in Fig. 4(b) and Fig. 4(c). These figures show that $D_y$ turns OFF once in each switching cycle. Hence, the sawtooth carriers reduce the number of the input diodes commutations by half. Comparing between Fig. 4(b) and Fig. 4(c) shows that the leading-edge sawtooth carrier results in the lowest possible turning OFF current of the commutating diode (i.e. $D_y$ in this case), as it turns OFF at the end of the discharging period, in which the input current reaches its lowest value. Thus, using the leading-edge sawtooth carrier achieves the diodes commutations at half of the inductor current minimum value (i.e. $0.5\min(i_{in})$) and

---

**Fig. 4.** One switching cycle of the modified sinusoidal pulse width modulation (MSPWM) scheme using different carriers: (a) using the triangular carrier; (b) using the trailing-edge sawtooth carrier; (c) using the leading-edge sawtooth carrier, where $M = 0.75$ and $M_f = 300$. 

---
Fig. 5. Topologies used in the comparative study with the single-phase SSI and the resultant comparative graphs. (a) two-stage architecture based on a boost converter-fed single-phase full-bridge VSI; (b) single-stage single-phase qZSI; (c) resultant comparative plot between the single-phase SSI and the two-stage architecture; (d) resultant comparative plot between the single-phase SSI and the single-phase qZSI.

TABLE I

<table>
<thead>
<tr>
<th>Circuit diagram</th>
<th>Single-phase SSI</th>
<th>Two-stage architecture</th>
<th>Single-phase qZSI</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of active switches</td>
<td>4</td>
<td>5</td>
<td>4</td>
</tr>
<tr>
<td>Number of diodes</td>
<td>$2^{(1)}$</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Number of inductors</td>
<td>1</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>Number of capacitors</td>
<td>1</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>Number of B4-bridge switching states</td>
<td>4</td>
<td>$4^{(2)}$</td>
<td>$5^{(3)}$</td>
</tr>
<tr>
<td>THD of the output voltage</td>
<td>Low at high voltage gains</td>
<td>Lowest</td>
<td>Low at low voltage gains</td>
</tr>
<tr>
<td>Output filter requirements</td>
<td>Low at high voltage gains</td>
<td>Lowest</td>
<td>Low at low voltage gains</td>
</tr>
<tr>
<td>Active switches maximum current</td>
<td>$2 \times (I_{in} + 0.5\Delta I_L + I_p)$, $2 \times (I_p)$</td>
<td>$1 \times (I_{in} + 0.5\Delta I_L)$, $4 \times (I_p)$</td>
<td>$4 \times (I_{in} + 0.5\Delta I_L + I_p)$</td>
</tr>
<tr>
<td>Diode(s) maximum current</td>
<td>$I_{in} + 0.5\Delta I_L$</td>
<td>$2I_{in} + \Delta I_L$</td>
<td></td>
</tr>
</tbody>
</table>

(1) Single-device comprises two common-cathode diodes.
(2) The boosting is achieved using the BC (i.e., additional control signal is sent to the BC).
(3) An additional switching state is used in order to achieve the boosting capability.

reduces the input diodes commutations by half if the same switching frequency is used. Furthermore, using the leading-edge sawtooth carrier in a discontinuous conduction mode (DCM) of the inductor current results in zero commutating current of these input diodes as the minimum value of the inductor current in this case equal to zero.

Hence, the following features exist as a consequence of using the sawtooth carrier instead of the triangular carrier:

- reduced number of commutations of the input diodes by half;
- lowest possible commutation current of the input diodes using the leading-edge sawtooth carrier;
- higher output filter requirements as the differential output voltage is not the same.

For the last feature, the switching frequency of the sawtooth carriers should be doubled in order to maintain similar differ-
ential output voltage and use similar output filter. Finally, the use of the leading-edge sawtooth carrier is expected to result in a slight increase in the efficiency due to the diodes commutation at the lowest possible commutation current, while the reduction of the commutations by half has a negligible effect.

III. COMPARATIVE STUDY

It is of paramount importance to compare the performance of the single-phase SSI with respect to the standard two-stage architecture shown in Fig. 5(a) and the single-phase single-stage qZSI shown in Fig. 5(b), where the latter is considered as the commonly used single-stage solution. Hence, this section introduces this comparative study. Note that the two-stage architecture shown in Fig. 5(a) has two control parameters: the boost converter duty cycle \(D_{BC}\) and the VSI modulation index \(M_{VSI}\). Meanwhile, the single-phase qZSI shown in Fig. 5(b) has a single control parameter, which is the modulation index \(M_0\). Those two configurations are considered to evaluate the performance of the single-phase SSI in terms of the number of required active switches, inductors, capacitors, and diodes. Moreover, the variation of several parameters for these three topologies versus \(V_{cin}/V_{inv}\) variation are considered as well. These parameters include the inductance requirements, modulation index variation that gives an indication of the total harmonic distortion (THD) of the output voltage, and voltage stresses across the different switches.

The two-stage architecture shown in Fig. 5(a) comprises a BC to boost the low input voltage in order to meet the load requirements, then an inversion stage is utilized, which is implemented using a single-phase full-bridge VSI. This two-stage architecture requires one inductor \(L_{BC}\), one capacitor, one active switch, one diode, and the B4-bridge to achieve the boosting and the inversion operation for a unidirectional power conversion operation. On the other hand, the single-phase qZSI shown in Fig. 5(b) achieves the same operation without any additional active switches, as it uses only the standard B4-bridge and one diode, in addition to two inductors and two capacitors. Table I summarizes this numerical comparison and shows the maximum current in the different switches.

Fig. 5(c) and Fig. 5(d) show the obtained results when comparing the proposed single-phase SSI with the two-stage architecture and the single-phase qZSI respectively. These figures show the variation of several parameters versus the variation of \(V_{cin}/V_{inv}\), where, for each topology, the modulation index, the maximum voltage across the bridge, the input inductance requirements are considered.

Note that in Fig. 5(c), \(M_{VSI}\) is fixed to 1 and \(D_{BC}\) is used to control the output voltage, which results in the lowest possible THD of the output voltage, leading to reduced output filter requirements. The single-phase SSI achieves low voltage stresses, input inductance requirements, and THD of the output voltage with the increase of \(V_{cin}/V_{inv}\) (i.e., for low input voltages), but these parameters are still relatively higher than the two-stage architecture. On the other hand, Fig. 5(d) shows that the single-phase SSI achieves lower voltage stresses, input inductance requirements, and THD of the output voltage compared to the single-phase qZSI for \(V_{cin}/V_{inv} > 2\).

Note that the qZSI in Fig. 5(d) uses two shoot-through states per switching cycle, which increases the switching losses but decreases its inductance requirements, i.e., if one shoot-through pulse is used per switching cycle, its inductance requirements will be doubled. Furthermore, the inductance requirements are based on the high frequency component only, assuming that the closed-loop control is utilized to mitigate the effect of the low frequency one.

It is worth to note that the SSI is still expected to have a good performance compared to the qZSI when \(V_{cin}/V_{inv} < 2\) due to the following reasons. Firstly, unlike qZSI, the dc-link voltage in SSI topology is continuous. The generated discontinuous dc-link voltage in the qZSI prevents the use of high frequency decoupling capacitors across each phase-leg in order to limit the voltage spikes across the different switches due to the layout parasitic inductance. Furthermore, it might be mandatory to use snubber circuits to protect these switches. The second reason is the added shoot-through state, which represents extra switching losses.

IV. SIMULATION RESULTS

In this section, a 1-kVA single-phase SSI is designed and simulated in order to verify the analysis and discussions. This single-phase SSI is designed to be fed from an input dc source, whose voltage ranges from 80 V to 120 V, while the output RMS voltage is maintained constant at 110 V. Moreover, the fundamental and the switching frequencies have been set to 50 Hz and 50 kHz respectively. Table II summarizes the parameters of this 1-kVA single-phase SSI. Note that \(L\) has been designed using (8) so that \(\Delta I_L \approx 137\%\) of \(I_{in}\) as a maximum value at full load when \(V_{cin} = 120\) V, which corresponds to \(\Delta I_{L_{in}} \approx 55\%\) of \(I_{in}\). Meanwhile, \(C\) has been designed using (9) so that \(\Delta V_{inv} \approx 2.5\%\) of \(V_{inv}\) as a maximum value at full load when \(V_{cin} = 80\) V. \(R_{eq}\) is assumed to be 300 m\(\Omega\) to match the employed components in the experimental validation. Table II shows the peak-to-peak inductor current and dc-link voltage ripples at different input voltages, corresponding to the selected \(L\) and \(C\) values.

The 1-kVA single-phase SSI has been simulated using a MATLAB/PLECS model, where the used parameters in the model are taken from the specifications listed in Table II, and an output LC filter of 1 m\(H\) and 10 \(\mu\)F has been used. This inverter is feeding a resistive load \((R_{load})\) of 12.5 \(\Omega\) and its modulation-to-fundamental frequency ratio \(M_f\) equals to 1000. The obtained simulation results for input voltage of 80 V and 120 V are depicted in Fig. 6, and the output voltage \(v_{xy}\), the load voltage \((v_{load})\), the load current \((i_{load})\), the dc-link voltage \((v_{inv})\), the inductor current \((i_{in})\), and the diode \(D_x\) current \((i_{D_x})\) are shown using the leading-edge sawtooth carrier. Note that in Fig. 6, \(V_{inv}\) is lower than its equivalent theoretical value shown in Table II and this deviation is higher for \(V_{cin} = 80\) V due to the higher voltage drop in the converter resistances, which is estimated from the experimental components.

Fig. 7 shows the spectrum of the output voltage \((v_{xy})\) for the single-phase SSI using the triangular and sawtooth carriers, considering two input voltages, i.e., two voltage gains. These
TABLE II
SPECIFICATIONS AND DESIGNED PARAMETERS OF A 1-kVA SINGLE-PHASE SSI

<table>
<thead>
<tr>
<th>$V_{in}$ (V)</th>
<th>$I_{in}$ (A)</th>
<th>$V_{RMS}$ (V)</th>
<th>$I_{RMS}$ (A)</th>
<th>$f_1$ (kHz)</th>
<th>$f_s$ (kHz)</th>
<th>$M$ (p.u.)</th>
<th>$V_{inv}$ (V)</th>
<th>Required $L$ (mH)</th>
<th>Required $C$ (mF)</th>
<th>$\Delta I_L$ (A)</th>
<th>$\Delta V_{inv}$ (V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>80</td>
<td>12.5</td>
<td>110</td>
<td>11</td>
<td>50</td>
<td>50</td>
<td>0.6604</td>
<td>235.6</td>
<td>0.3</td>
<td>2</td>
<td>9.3</td>
<td>6</td>
</tr>
<tr>
<td>120</td>
<td>8.3</td>
<td>70</td>
<td>11</td>
<td>280</td>
<td>300</td>
<td>0.5649</td>
<td>275.8</td>
<td>2</td>
<td>2</td>
<td>11.4</td>
<td>5.6</td>
</tr>
</tbody>
</table>

Fig. 6. Simulation results of the 1-kVA single-phase SSI using leading-edge sawtooth carrier for two fundamental cycles, considering $V_{in} = 120$ V and 80 V. From top to bottom: output voltage ($v_{xy}$), load voltage ($v_{load}$), load current ($i_{load}$), dc-link voltage ($v_{inv}$), inductor current ($i_{in}$), and diode $D_x$ current ($i_{D_x}$).

Fig. 7. Simulated output voltage ($v_{xy}$) spectrum of the 1-kVA single-phase SSI using the triangular and the leading edge sawtooth carriers, considering two different input voltages: 80 V and 120 V.

Fig. 8. Simulated currents in $D_x$ ($i_{D_x}$) and $L$ ($i_{in}$) when $V_{in} = 120$ V using different carriers for two switching cycles, showing the commutation instants of $D_x$.

Spectrums show that using the sawtooth carrier at any voltage gain, the energy is high at $f_s$. On the other hand, using the triangular carrier with higher voltage gains, i.e. higher values of $M$, the energy is getting to be higher at $2f_s$. It is worth to note that these spectrums are different from the conventional VSI spectrums due to the employed biasing in the modulating signals shown in Fig. 3(b), in which the minimum vale of the
Switching and conduction losses among the different switches at full-load when the input voltage is equal to 80 V and 120 V, and the obtained results are introduced in Fig. 14.

V. Experimental Results

In this section, the prior designed 1-kV A single-phase SSI is implemented experimentally in order to verify the simulation results and evaluate its efficiency. This 1-kV A single-phase SSI prototype is shown in Fig. 10 and its parameters are shown in Table III, which have been taken from the simulated one. The used switches in this prototype are: four Cree C2M0040120D MOSFETs and one Cree C2D10120D common-cathode diode.

Fig. 11 shows the obtained experimental results of the single-phase SSI at full-load using the leading-edge sawtooth carrier, in which the input voltage (V\textsubscript{in}) has been set to 120 V in Fig. 11(a) and 80 V in Fig. 11(b). In this figure, the dc-link voltage (v\textsubscript{dc}), the load voltage (v\textsubscript{load}), the load current (i\textsubscript{load}), and the inductor current (i\textsubscript{in}) are shown. This figure verify the prior obtained simulation results and verify the reported analysis.

Note that the reactive power capability of the single-phase SSI is the same as the two-stage architecture as the principle of operation of both is similar. In order to verify this issue, Fig. 12 shows the same measurements shown before when V\textsubscript{in} = 80 V considering a highly inductive load, whose power factor is equal to 0.5. In Fig. 12, the load current is limited in order not to exceed the rated current of the employed inductive load.

This prototype has been tested to figure out the maximum possible gain that can be achieved. Fig. 13 shows the voltage gain variation versus the modulation index, which is calculated theoretically using (1) and validated experimentally for five points. This figure confirms the prior discussions that the SSI, like the two-stage architecture, can experimentally achieve a maximum voltage gain from 4 to 5.

The efficiency of the single-phase SSI prototype is measured using the leading-edge sawtooth carrier for different input voltages, and the obtained results are introduced in Fig. 14.
where these efficiency measurements include the output filter losses. These measurements have been achieved using KinetiQ PPA5530 power analyzer. This figure shows that a maximum efficiency of 95.5% has been achieved. Moreover, it confirms the prior obtained results from PLECS. In this figure, four different input voltages have been considered, where three of them are in the designed operating range of the prototype and an extra one, which is the 60 V is out of the designed range. The latter point has been selected as a higher gain point and it has been tested up to the current limits of the prototype. This figure confirms that the SSI has lower efficiency at higher voltage gains due to the higher conduction losses.

Finally, Fig. 15 shows the measured efficiency using the prior introduced carrier signals, where \( V_{in} = 100 \, V \), which confirms that the leading-edge sawtooth carrier achieves the highest efficiency due to the diode commutation at the lowest possible currents. Meanwhile, the others achieve similar efficiency as both makes the diodes commutations at different current values. Note that the diodes commutations are associated with the switches commutations.

**VI. CONCLUSION**

The single-phase operation of the split-source inverters (SSIs), considering the unidirectional dc-ac operation, has
been studied in this paper and an alternative configuration has been utilized, in which it is possible to use a common-cathode dual-diode package instead of two separate diodes to minimize the parasitic inductance in the commutation path of these diodes. Moreover, the high frequency commutation problem of these input diodes has been investigated and different carriers have been studied. Among the triangular, the trailing-edge sawtooth, and the leading-edge sawtooth carriers, the latter achieves one commutation of the input diodes at the lowest possible current value, which equals half of the minimum input current. Meanwhile, to maintain similar differential output voltage and use similar output filter, the switching frequency of the sawtooth carriers should be doubled, resulting in having the same number of high frequency commutations of the input diodes as the triangular one, increased number of bridge commutations, and reduced input inductance. Furthermore, using the leading-edge sawtooth carrier, it is possible to obtain zero commutating current of these input diodes in the discontinuous conduction mode (DCM) of the inductor current.

The performance of the single-phase SSI has been evaluated by comparing it to the standard two-stage architecture and the single-phase quasi-Z-source inverter (qZSI). This is followed in order to figure out the single-phase SSI features in the different operating points. This topology has been analyzed using MATLAB/PLECS models, considering a 1-kVA system, and its switching and conduction losses have been evaluated using PLECS.

Finally, the designed 1-kVA single-phase SSI has been implemented experimentally to verify the reported analysis, and a maximum experimental efficiency of 95.5% has been obtained.

References

Paolo Mattavelli (S’95, A’96, M’00, SM’10, F’14) received the MS degree (with honors) and the Ph. D. degree in electrical engineering from the University of Padova (Italy) in 1992 and in 1995, respectively. From 1995 to 2001, he was a researcher at the University of Padova. From 2001 to 2005 he was an associate professor the University of Udine, where he led the Power Electronics Laboratory. In 2005 he joined the University of Padova in Vicenza with the same duties. From 2010 to 2012 he was professor and member of the Center for Power Electronics Systems (CPES) at Virginia Tech. He is currently a professor with the University of Padova.

His major field of interest includes analysis, modeling and analog and digital control of power converters, grid-connected converters for renewable energy systems and micro-grids, high-temperature and high-power density power electronics. In these research fields, he has been leading several industrial and government projects. His current google scholar h-index is 57.

From 2003 to 2012 he served as an Associate Editor for IEEE Transactions on Power Electronics. From 2005 to 2010 he was the IPC (Industrial Power Converter Committee) Technical Review Chair for the IEEE Transactions on Industry Applications. For terms 2003-2006, 2006-2009 and 2013-2015 he has been a member-at-large of the IEEE Power Electronics Society’s Administrative Committee. He also received in 2005, 2006, 2011 and 2012 the Prize Paper Award in the IEEE Transactions on Power Electronics and in 2007, the 2nd Prize Paper Award at the IEEE Industry Application Annual Meeting. He is an IEEE Fellow.

Pooya Davari (S’11, M’13) received the B.Sc. and M.Sc. degrees in electronic engineering from University of Mazandaran (Noushirvani), Babol, Iran, in 2004 and 2008, respectively, and the Ph.D. degree in power electronics from the Queensland University of Technology (QUT), Brisbane, Australia, in 2013.

From 2005 to 2010, he was involved in several electronics and power electronics projects as a Development Engineer. From 2010 to 2014, he investigated and developed high-power, high-voltage power electronic systems for multidisciplinary projects, such as ultrasound application, exhaust gas emission reduction, and tissue-materials sterilization. From 2013 to 2014, he was with QUT, as a Lecturer. He joined the Department of Energy Technology, Aalborg University, Aalborg, Denmark, in 2014, as a Post-Doctoral Researcher, where he is currently an Assistant Professor. His current research interests include active front-end rectifiers, harmonic mitigation in adjustable-speed drives, electromagnetic interference in power electronics, high power density power electronic systems, and pulsed power applications.

He received a research grant from the Danish Council of Independent Research in 2015. He is currently serving as an Editor of the International Journal of Power Electronics.

Frede Blaabjerg (S’86, M’88, SM’97, F’03) was with ABB-Scandia, Randers, Denmark, from 1987 to 1988. From 1988 to 1992, he was a Ph.D. Student with Aalborg University, Aalborg, Denmark. He became an Assistant Professor in 1992, an Associate Professor in 1996, and a Full Professor of power electronics and drives in 1998. From 2017 he became a Villum Investigator.

His current research interests include power electronics and its applications such as in wind turbines, PV systems, reliability, harmonics and adjustable speed drives. He has published more than 450 journal papers in the fields of power electronics and its applications. He is the co-author of two monographs and editor of 6 books in power electronics and its applications.

He has received 18 IEEE Prize Paper Awards, the IEEE PELS Distinguished Service Award in 2009, the EPE-PEMC Council Award in 2010, the IEEE William E. Newell Power Electronics Award 2014 and the Villum Kann Rasmussen Research Award 2014. He was the Editor-in-Chief of the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2006 to 2012. He has been Distinguished Lecturer for the IEEE Power Electronics Society from 2005 to 2007 and for the IEEE Industry Applications Society from 2010 to 2011 as well as 2017 to 2018. He is nominated in 2014, 2015 and 2016 by Thomson Reuters to be between the most 250 cited researchers in Engineering in the world. In 2017 he became Honoris Causa at University Politehnica Timisoara (UPT), Romania.