A Currentless Sorting and Selection based Capacitor-Voltage-Balancing Method for Modular Multilevel Converters

Pengfei Hu, Member, IEEE, Remus Teodorescu, Fellow, IEEE, Songda Wang, Shuqi Li and Josep M. Guerrero, Fellow, IEEE

Abstract—This letter proposes a currentless sorting and selection (SAS) based capacitor-voltage-balancing method for modular multilevel converters (MMCs). Without the knowledge of arm-current signals, this method has almost the same performance as the conventional SAS method while reducing the sampling signals, compacting the control system and saving the overall cost. In this letter, the derivative of the total capacitor voltage of an arm, instead of the arm current, is employed to determine which sub-modules (SMs) should be inserted or bypassed. Furthermore, the efficacy of the proposed method is verified by experimental results.

Index Terms—Modular Multilevel Converter, currentless sorting and selection, capacitor voltage balancing, experiments

I. INTRODUCTION

HE Modular Multilevel Converter (MMC) has become the most attractive topology for high-power high-voltage applications due to its scalability, modularity and excellent output performance [1] - [10]. Considering the modular structure of an MMC, capacitor voltage balancing is one of the most significant issues for MMCs. Generally, there are mainly two types of capacitor-voltage-balancing schemes, i.e., individual capacitor control [11] and arm control [12] – [15]. The former which requires a closed-loop control for each capacitor is obviously not suitable for MMCs with a large number of capacitors. The latter takes the capacitors in an arm as a whole, sorting capacitor voltages and selecting inserted/bypassed sub-modules (SMs) according to the signal of the arm current, and is named sorting and selection (SAS) method. The SAS method, compared with individual capacitor control, is much more popular due to its simple control structure, especially in high-power high-voltage conditions. However, to the best of our knowledge, arm-current signals are essential in conventional SAS method, which requires the arm-current signals to transmit from the upper-layer controller to the lower-layer one.

To simplify the control and modulation process, this letter proposes a currentless SAS method, which could simplify the control system and eliminates the adverse effects caused by the sensor noise. To present this method clearly, the outline of this letter is given below: the structure and working principles of an MMC are presented briefly in Section II; and then, the currentless SAS approach is comprehensively proposed in Section III; after that, section IV shows some important experimental results, validating the efficacy of the proposed method; finally, conclusions are drawn in Section V.

II. PRINCIPLES OF AN MMC

A three-phase MMC, shown in Fig.1, consists of six arms, each of which formed by N series-connected SMs and one arm inductor. Generally, the most widely used SM is the half-bridge SM. Each half-bridge SM is composed of two IGBT switches, two anti-parallel diodes, a capacitor, and a bypass switch. Table I shows the relationships between the SM switches and SM states of a half-bridge SM. In Table I, T₁₁, T₁₂ and Sₖ denote the upper switch, the lower switch and the SM switching function, respectively.

Table I Two states of a half-bridge SM

<table>
<thead>
<tr>
<th>State</th>
<th>T₁₁</th>
<th>T₁₂</th>
<th>Sₖ</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inserted</td>
<td>on</td>
<td>off</td>
<td>1</td>
</tr>
<tr>
<td>Bypassed</td>
<td>off</td>
<td>on</td>
<td>0</td>
</tr>
</tbody>
</table>

To investigate the working principles of an MMC, mathematical relationships of different variables should be studied. Due to the symmetry of an MMC, phase A is taken as an example for simplicity. Applying Kirchhoff’s Voltage Law (KVL), Kirchhoff’s Current Law (KCL) and neglecting the resistance in Fig.1 yield

\[
\begin{align*}
  u_a &= -u_{ua} - L_0 \frac{di_{ua}}{dt} + \frac{1}{2} U_{dc} \quad (1) \\
  i_a &= i_{la} - i_{ua} \quad (2)
\end{align*}
\]

where \(u_a\) denotes the output voltage of the MMC; \(u_{ua}\) and \(i_{ua}\) denote the upper-arm voltage and current, respectively; \(u_{la}\) and \(i_{la}\) denote the lower-arm voltage and current, respectively; \(U_{dc}\) denotes the DC voltage; \(L_0\) denotes the arm inductance.

Thus, combining (1) and (2), the output voltage of the MMC \(u_a\) can be given by

\[
  u_a = \frac{1}{2}(u_{la} - u_{ua}) + \frac{L_0}{2} \frac{di_a}{dt} \quad (3)
\]

Then, the AC electromotive force (EMF) of the MMC \(u_{ea}\) is defined by

\[
  u_{ea} = \frac{1}{2}(u_{la} - u_{ua}) \quad (4)
\]

According to the modulation principle, the SM output is generated by the SM switching function and capacitor voltage [16]. And then, the arm voltages are generated by the sum of SM outputs, expressed as
where $S_{ua}^k$ and $S_{la}^k$ denote the switching functions of the $k$th SM of the upper and lower arms of phase A, respectively; $u_{ck}^{ua}$ and $u_{ck}^{la}$ denote the capacitor voltages of the $k$th SM of the upper and lower arms of phase A, respectively.

III. CURRENTLESS SORTING AND SELECTION METHOD

As the mathematical principles of all six arms are identical, the superscripts, denoting the arms and phases, are omitted for the sake of simplicity. Thus, according to the capacitor dynamics, the relationship between the capacitor voltage and the arm current is given by

$$C_k \frac{du_{ck}}{dt} = S_k i_{arm}$$

where $C_k$, $u_{ck}$ and $S_k$ denote the capacitance, capacitor voltage and switching function of an arbitrary SM; $i_{arm}$ denotes the corresponding arm current of that SM.

Due to manufacturing errors or capacitor degradation, SM capacitances may not be exactly the same in an MMC. Thus, considering the capacitance difference of SMs, (6) becomes

$$C(1 + \delta_k) \frac{du_{ck}}{dt} = S_k i_{arm}$$

where $\delta_k$ denotes the manufacturing differential ratio (normally ranges from 0.2 to 0.2, thus $1 + \delta_k$ is definitely positive). Hence, (7) divided by $C(1 + \delta_k)$ becomes

$$\frac{du_{ck}}{dt} = \frac{S_k}{C(1+\delta_k)} i_{arm}$$

For an arm, summing the differential equations of the $N$ SMs yields

$$\left( \sum u_{ck} \right)' = \frac{d}{dt} \sum u_{ck} = \sum \frac{S_k}{C(1+\delta_k)} i_{arm}$$

where $\left( \sum u_{ck} \right)'$ is used to denote $d/dt$. According to (9), it is easy to see that the sign of $i_{arm}$ is dependent on the signs of $\left( \sum u_{ck} \right)'$ and $\sum \frac{S_k}{1+\delta_k}$ given that $C$ is always positive. Thus, the sign of $i_{arm}$ can be derived according to $\left( \sum u_{ck} \right)'$ and $\sum \frac{S_k}{1+\delta_k}$.

As shown in Table I, the two states of a halfbridge SM, inserted or bypassed, have two corresponding $S_k$, i.e., 1 and 0. Since, $C > 0$, $1 + \delta_k > 0$ and $S_k = 1$ or 0, $\frac{S_k}{C(1+\delta_k)}$ is positive.
or zero (non-negative), which means that \( (\sum u_{ck})' \) has the same sign as that of \( i_{\text{arm}} \) except \( \sum -\frac{s_k}{C(1+\delta_k)} = 0 \), according to (9).

Hence, \( (\sum u_{ck})' \) instead of \( i_{\text{arm}} \) can be taken as the criteria to recognize whether capacitors are in the charging or discharging states. When \( (\sum u_{ck})' > 0 \), capacitors are in charging states, and the lowest-voltage SMs should be inserted to generate the desired voltage; When \( (\sum u_{ck})' < 0 \), capacitors are in discharging states, the highest-voltage SMs should be inserted to generate the desired voltage. In addition, as derivation is a little sensitive to sampling noises, a low-pass filter (LPF) is employed to eliminate the high frequency noises of the total capacitor voltage of an arm. Thus, a new algorithm without knowledge of \( i_{\text{arm}} \) for half-bridge MMCs is proposed as shown in Fig.3, which contains two stages, i.e. derivative generating (stage 1) and SAS implementation (stage 2).

In stage 1, all capacitor voltages in an arm is firstly added up; and then the sum \( (\sum u_{ck}) \) is filtered by the LPF, generating \( \sum u'_{ck} \); after that, the discrete derivative of \( \sum u'_{ck} \) is calculated; finally, the derivative of the filtered total capacitor voltage of an arm \( (\sum u_{ck})' \), is sent to stage 2. In stage 2, firstly all the inputs including \( N_{\text{arm}} \), \( (\sum u_{ck})' \) and \( u_{ck} \) are initialized; and then, all SMs are sorted by an ascending order of capacitor voltage; after that, one should identify if the desired voltage level equals zero or not: when the desired voltage level \( N_{\text{arm}} \) is equal to zero, all SMs are bypassed; when \( N_{\text{arm}} \) is not equal to zero and \( (\sum u_{ck})' \geq 0 \), \( N_{\text{arm}} \) lowest-voltage SMs are inserted; otherwise, \( N_{\text{arm}} \) highest-voltage SMs are inserted. Through the proposed algorithm, the firing pulses of all SMs, which can ensure capacitor voltage balancing, are generated.

IV. EXPERIMENTAL RESULTS

To verify the proposed currentless SAS method, some experiments are carried out in a three-phase down-scaled MMC prototype shown in Fig.4, with the parameters listed in Table II.

<table>
<thead>
<tr>
<th>Items</th>
<th>Symbols</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>AC Load</td>
<td>( R_{\text{Load}} )</td>
<td>15 ohm</td>
</tr>
<tr>
<td>Rated frequency</td>
<td>( f )</td>
<td>50 Hz</td>
</tr>
<tr>
<td>Sampling frequency</td>
<td>( f_s )</td>
<td>5 kHz</td>
</tr>
<tr>
<td>Rated direct voltage</td>
<td>( U_{dc} )</td>
<td>80 V</td>
</tr>
<tr>
<td>Arm inductance</td>
<td>( L_o )</td>
<td>10 mH</td>
</tr>
<tr>
<td>Total number of SMs per arm</td>
<td>( N )</td>
<td>4</td>
</tr>
<tr>
<td>Capacitor voltage</td>
<td>( U_c )</td>
<td>20 V</td>
</tr>
<tr>
<td>SM capacitance</td>
<td>( C )</td>
<td>4000 uF</td>
</tr>
</tbody>
</table>

Since the main purpose of the simulation is to verify the proposed currentless SAS method, the prototype works as an inverter, supplying a three-phase resistive load. And the nearest level modulation scheme is applied. The experimental results are shown in Fig.5 to Fig.8.

Fig.5 illustrates the original total voltage \( \sum u_{ck} \) (blue curve) and the filtered total voltage \( \sum u'_{ck} \) (red curve) of the upper arm of phase A. It can be seen that the time delay \( T_d \) between these two waveforms is about 0.002s, which is introduced by the LPF seen in Fig.3.

Fig.6 and Fig.7 show the lower-arm and upper-arm capacitor voltages, respectively. It can be observed that all the capacitor voltages are well balanced with the proposed method.

Fig.8 illustrates the arm currents (the upper figure) and the derivative of total capacitor voltage of the upper arm \( (\sum u'_{ck})' \) (the bottom figure). Take a close look around \( t = 1.58s \) when the upper-arm current \( i_{\text{ua}} \) crosses zero from a negative value. It can be seen that the zero-crossing instant of \( (\sum u'_{ck})' \) lags \( T_d \), which is caused by the filter. This phenomenon means that \( (\sum u'_{ck})' \) and \( i_{\text{ua}} \) have different signs in the tiny time interval. Furthermore, by checking the very interval of the upper-arm capacitor voltages in Fig.7, there are very small errors, which hardly have any influence on the voltage.
balancing performance. Therefore, it can be seen from the experimental results that the proposed method can achieve the capacitor-voltage balancing as expected.

Fig.8 Arm currents of phase A; the derivative of total capacitor voltage of the upper arm of phase A

V. CONCLUSION

This letter proposes a new currentless SAS based capacitor-voltage-balancing method, which can reduce the transmission of the six arm-current signals in the control system. The ACU only needs the reference voltage level and capacitor voltages, which helps compact the whole system. Followed are the details of the proposed method and the verification of the method by experimental results.

REFERENCES


