An Eight-Switch Five-Level Current Source Inverter

Wang, Weiqi; Gao, Feng; Yang, Yongheng; Blaabjerg, Frede

Published in:
IEEE Transactions on Power Electronics

DOI (link to publication from Publisher):
10.1109/TPEL.2018.2884846

Publication date:
2019

Document Version
Accepted author manuscript, peer reviewed version

Link to publication from Aalborg University

Citation for published version (APA):
An Eight-Switch Five-Level Current Source Inverter

Weiqi Wang, Student Member, IEEE, Feng Gao, Senior Member, IEEE, Yongheng Yang, Senior Member, IEEE, and Frede Blaabjerg, Fellow, IEEE

Abstract — This paper proposes an eight-switch three-phase five-level current source inverter (CSI), which employs only one traditional H6 inverter and two shunt branches at the DC side to realize the five-level switching. The corresponding space vector modulation (SVM) strategy for the proposed CSI topology is also presented, which uses the two shunt-connected power switches to add certain special modulation-state segments to ensure the switching instants completed under lower current stresses and lower power dissipation. Compared with the state-of-the-art CSI solutions, the proposed topology has a comparable hardware cost as the three-level H6 CSI, while outputs five-level currents. The low output THD may help to reduce the sizes of the passive components in the system, and the modulation scheme reduces the switching and conduction losses of the semiconductor switching devices in H6 CSI module, which can make it possible to increase the output current rating of the system in a certain degree. Simulation and experimental results verified the performance of the proposed CSI.

Index Terms — current source inverter; multi-level converter; modulation.

I. INTRODUCTION

In general, inverter topologies can be categorized into two types—voltage source inverter (VSI) and current source inverter (CSI). In the past and until now, VSI has been the dominant inverter topology. At the same time, attempts toward advancing the CSI have never been stopped, and the penetration of CSI topologies continuously challenges the VSI market, mainly due to the uniqueness of CSI topologies (e.g., the inherent short-circuit protection ability, high voltage boost capability, and superior dv/dt performance). On the contrary, these unique aspects are the critical issues for the VSI applications [1], [2]. In this respect, the CSI topologies are promising, especially in certain applications, e.g. high power electric drives [3] and photovoltaic (PV) systems [4], requiring a high voltage boosting capability.

Additionally, to reduce the dependence of bulky output filters for less harmonic emissions and also to lower the voltage stress on power devices, multilevel technologies have recently been introduced to VSI systems. As such, low-rating power devices can be used (contributing to cost reduction), and also potentially, a high efficiency can be achieved. Thus, multilevel VSI systems have been commercialized in the past few years, among which the neutral point clamped (NPC) multilevel inverters, flying capacitor (FC) multilevel inverters, cascaded H-bridge (CHB) multilevel inverters, and modular multilevel converters (MMC) are the favorites [5]-[7]. In a similar way, the multilevel switching characteristics can be a great added value to CSI topologies [8]. In recent years, many attempts have been made to improve the multilevel CSI (MCSI) technologies. For instance, the single-rating inductor MCSI was proposed by employing multiple H6 CSI modules connected in parallel on the AC side [9], [10]. However, current circulating and imbalance issues are associated with this kind of MCSI topology. Furthermore, to remove the passive elements of the modules, the multi-rating inductor MCSI was introduced in [11] to alleviate the current circulating and imbalance problem and a paralleled-MCSI with independent DC-links was introduced in [12]. The paralleled-MCSI topology effectively addresses the issues of circulating currents and unbalances, whose corresponding modulation schemes were proposed in [13] and [14]. Moreover, an improved paralleled MCSI topology using a shared DC-link was presented in [15]. In addition, certain variants like the buck-boost derived MCSI [16] have been developed to extend the operating range. To enable the high-power operation, a current source modular multilevel converter (CS-MMC) was proposed in [17], which utilizes multiple current source cells connected in parallel with a significant increased number of power devices and inductors.

With the above considerations, this paper first reviews the general configuration characteristics of various MCSI topology solutions. Then, this paper proposes an eight-switch three-phase five-level CSI topology with the corresponding space vector modulation (SVM) strategy, which enables the eight-switch CSI topology output the five-level switching current but using fewer power switches, thereby lowers hardware cost. It should be pointed that the SVM scheme is much simpler than the conventional methods, being another advantage of the proposed inverter. The rest of this paper is organized as follows. In Section II, the conventional MCSI topological attempts are briefly introduced. In Section III, the circuit configurations for the proposed eight-switch three-phase five-level CSI topology are proposed, and then the compatible modulation strategies using the SVM are presented.
in detail. The modulation sequences as well as the characteristics of operation are also analyzed. Finally, Matlab simulation and the experimental tests are presented to verify the performance of the proposed topology.

II. TOPOLOGIES AND MODULATION OF THREE-PHASE MULTILEVEL CSIS

A conventional CSI consisting of six power switches is the simplest and most fundamental CSI. The DC current flows through two power switches, and commutates between lateral arms, which has six active states and three null states. To reduce the current stress on each power switch, multi-level technologies were introduced to CSI. There are several types of three-phase MCSI topologies, i.e., the single-rating inductor MCSI, the multi-rating inductor MCSI, the paralleled H-bridge MCSI, the buck-boost MCSI, and the CS-MMC systems, which will be briefly introduced below.

Fig. 1(a) shows the conventional five-level single-rating inductor MCSI [9], [10], which consists of two H6 converter modules connected in parallel on the AC side. In this way, five-level output currents can be obtained. On the DC side, two H6 modules are connected to the DC rail four inductors (two for each) as illustrated in Fig. 1(a). The inductors are of the same current rating, contributing to the reduction of the current ripples. However, due to the parasitic parameters in the system, the output current may be unbalanced, or the DC current may circulate between two modules. This becomes the major drawback of single-rating inductor MCSI, which hinders its applications. Notably, the single-rating inductors ($L_1$, $L_2$) can be replaced with interphase inductors (coupled inductors) as shown in Fig. 1(b). Doing so further contributes to the reduction of current ripples and overall system volume. More specifically, when the SVM is adopted to control the MCSI, the inductance of the single-rating inductor can theoretically be reduced to $L'$ as [15]:

$$L' = (1 - \frac{1}{\sqrt{3}m_a})L_o$$

where $m_o$ is the modulation index and $L_o$ is the original inductor value.

The multi-rating inductor five-level CSI and the paralleled...
H-bridge five-level CSI are shown in Fig. 2(a) and (b), respectively. Both topologies can be derived from the classic single-rating inductor MCSI shown in Fig. 1(a). Clearly, each of the two five-level CSI topologies consists of two H6 CSI modules. The multi-rating inductor five-level CSI can be taken as a dual FC voltage-fed multilevel converter. Two different inductors are employed to split the input current [18], and there are no passive components in the sub-H6 modules, as shown in Fig. 2(a). However, the problem of circulating and unbalance currents still exists. To solve this, the paralleled H-bridge MCSI with two independent current sources can be adopted [19]. It resembles the single-rating inductor MCSI by using two DC current sources in such a way to address the unbalance and current-circulating issues. However, the parallel H-bridge inverter shown in Fig. 2(b) has two major disadvantages, i.e., requiring two sources, which limits practical applications, and unequal input currents, which challenges the implementation.

Furthermore, the buck-boost five-level CSI was presented to extend the operating range [16]. The configuration of this topology is shown in Fig. 3. As it can be observed, different from the conventional boost operation, the aim of this topology is to realize the low voltage output. However, the current unbalance issue remains, and the configuration of power switches in series with the voltage source is not recommended for high power applications, limiting the development of this MCSI topology. Another MCSI topology is the CS-MMü topology [17], which can be considered as the dual topology of the voltage-source MMC. Here, the CS-MMü employs inductor-based cells, as shown in Fig. 4, which are connected in parallel. Apparently, the CS-MMü possesses the high-power capability with integrated multiple cells, but it utilizes much more power devices and inductors, which may lead to high costs as well as high volume.

Except for the CS-MMü solution, all the above prior-art three-phase five-level CSIs consist of two H6 CSI modules. In addition, the current-available technology of the five-level SVM schemes for these MCSI topologies is mainly to control the switching combinations of two H6 converters. Normally, the space vectors can be classified into four types, i.e., zero, small, medium, and large vectors [14], as shown in Fig. 5. Then, the modulation scheme has 81 combinations for five-level CSI systems [15], which makes it very complicated and difficult to control and implement. A list of the switching combinations for the conventional five-level CSI SVM is given in Table I. The switching combinations are represented here with \{xx;yy\}, where the numbers of ‘xx’ and ‘yy’ refer to the corresponding ON-switch in the first and the second H6 inverter module, respectively. For instance, the vector \{16; 23\} means that the power devices of #1 and #6 of the first H6 inverter and the power devices of #2 and #3 of the second H6 inverter are switched on.

In fact, the conventional H6 CSI utilizes the least number of power devices, but the resultant current stress is the highest. Furthermore, the efficiency and power quality issue have been plagued for many years in the applications of CSI topologies. On the other hand, the majority of three-phase MCSI topologies use multiple H6 CSI modules to solve the above problem. However, in this case, the hardware costs as well as
the space occupation will be increased significantly, leading to lower power density, and also the associated issues like the current unbalance and the current-circulating are even challenging and difficult to tackle in those topologies. It is thus necessary to develop cost-effective CSI solutions.

III. THE PROPOSED EIGHT-SWITCH FIVE-LEVEL CSI

A. Eight-switch five-level CSI topology

In light of the above considerations, an eight-switch three-phase five-level CSI is proposed in this paper, whose circuit diagram is shown in Fig. 6. It can be observed that two shunt branches are connected in parallel between the current source and a conventional H6 converter. In specific, two power switches, S7 and S8, are self-commutating devices. Diodes D7 and D8 are connected in series with S7 and S8 to ensure reliable reverse voltage-blocking. These two shunt-connected switches are used to bypass the input current of the rear-end H6 circuitry. Besides, diodes D9 and D10 are employed to prevent the circulating current. The DC-link inductors L1 and L2 are employed for suppressing the DC current ripples. Furthermore, in order to balance the shunt-branch currents, L1 and L2 are configured with the same rating, and the interphase inductors (coupled inductors) can also be adopted to further reduce the volume. Fig. 6(a) illustrates the proposed eight-switch five-level CSI topology with normal inductor configurations. And as seen in Fig. 6(b), an inductor Ld with the interphase inductors L1 and L2 is included. According to (1), if using the configuration of Fig. 6(b) to generate the same current ripple, then the total DC-side inductance value (Ld + Lii) can be reduced to \(1 - \frac{1}{3m} \) times of the original L1 [15], [20]. Regardless of the dc inductors’ configuration, this paper assumes the topology in Fig. 6(a) to elaborate the operational principle and performance of the proposed CSI.

In the proposed CSI, the input current of the rear-end inverter has three states, i.e., 0, 0.5Idc, and Idc. Depending on the output current modes, the space vectors can be classified as zero, small, and large vectors. Accordingly, there will be 37 switching combinations in theory for the whole converter, as shown in Table I.

<table>
<thead>
<tr>
<th>Space vectors</th>
<th>ON-switching combinations</th>
<th>Output currents</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Phase-A</td>
<td>Phase-B</td>
</tr>
<tr>
<td>Large vectors</td>
<td>I1</td>
<td>Ic</td>
</tr>
<tr>
<td></td>
<td>I2</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>I3</td>
<td>-Ic</td>
</tr>
<tr>
<td></td>
<td>I4</td>
<td>-Ic</td>
</tr>
<tr>
<td></td>
<td>I5</td>
<td>0</td>
</tr>
<tr>
<td>Medium vectors</td>
<td>I6</td>
<td>Ic</td>
</tr>
<tr>
<td></td>
<td>I7</td>
<td>0.5Ic</td>
</tr>
<tr>
<td></td>
<td>I8</td>
<td>-0.5Ic</td>
</tr>
<tr>
<td>Small vectors</td>
<td>I9</td>
<td>0.5Ic</td>
</tr>
<tr>
<td></td>
<td>I10</td>
<td>0</td>
</tr>
<tr>
<td>Zero vector</td>
<td>I11</td>
<td>0.5Ic</td>
</tr>
<tr>
<td></td>
<td>I12</td>
<td>0</td>
</tr>
</tbody>
</table>
including 6 large-vector switching combinations, 12 small-vector switching combinations and 19 zero-vector switching combinations. All the possible switching combinations with the corresponding output currents are categorized in Table II, where the numbers refer to the corresponding ON-switch in the proposed CSI. However, it can be found that most of the zero-vector switching combinations are redundant, for example, \{1478\} gives two paths for shunt-DC currents. In order to obtain lower conduction currents as well as the dissipation, the zero vector can select with the switching combination of \{78\}. Therefore, when excluding the redundant switching combinations and considering the discharging period of the two inductors, the modulation states of the proposed eight-switch five-level CSI can be defined into 13 vectors, which can then be obtained with 19 possible switching combinations.

Fig. 7 further shows the exampled equivalent circuits for each kind of vectors. In detail, the zero vector can be obtained, when both \(S_7\) and \(S_8\) are turned ON, and then all the output currents are bypassed as shown in Fig. 7(a). When only \(S_7\) or \(S_8\) is turned ON, a small vector can be generated as shown in Fig. (b), and in this case, the output current will be \(0.5I_{dc}\). When \(S_7\) and \(S_8\) are both turned OFF as shown in Fig. 7(c), the large vectors can be generated being the same as those for the conventional H6 CSI, where only one upper-arm switch (\(S_1, S_3, S_5\)) and one-lower arm switch (\(S_4, S_6, S_2\)) of the rear-end H6 inverter are turned ON, leading to the output current being \(I_{dc}\). Therefore, the proposed CSI can generate a five-level output current.

Compared to the prior-art three-phase five-level CSIs, one feature of the proposed CSI topology is that it utilizes fewer power switching devices. That is, the eight-switch CSI topology does not require two H6 converters (i.e., in total, a minimum of 12 power switches and 12 power diodes), but eight power switches and 10 power diodes to generate a five-level output. In addition, the SVM method for the
The proposed CSI can be much simpler, which avoids the complicated combinations of the dual converters.

**B. Space Vector Implementation**

As mentioned above and listed in Table II, there are 13 potentially available space vectors that can be obtained by 19 switching combinations, and subsequently, five-level output currents can be generated. In order to generate a proper switching sequence, the modulation should follow these principles:

a) Always use the nearest current vectors to generate the reference vector to reduce output harmonics.

b) Keep the switching operation of $S_A$ and $S_B$ equally distributed in one switching period in order to reduce the dc inductors' current ripple.

c) Use $S_A$ and $S_B$ to add certain special modulation-state segments to ensure the switching instants completed under lower current stresses and lower power dissipation.

To select and use the nearest vectors to synthesize the reference vector, the general method is to use three vectors to define the triangular region, in which the target reference vector locates. Fig. 8 illustrates this synthesizing principle. If we let any three vectors ($i_a$, $i_b$, and $i_c$) to define a triangular region in the abc plane, and the reference vector $i_{ref}$ locates within this region, then $i_{ref}$ can be synthesized from

$$i_{ref} = k_a i_a + k_b i_b + k_c i_c = \left(\frac{n_a}{n_c} i_a + \frac{n_b}{n_c} i_b + (1 - \frac{n_a}{n_c} - \frac{n_b}{n_c}) i_c\right)$$  \hspace{1cm} (2)

where $n_a$ and $n_b$ are the distances between the adjacent vectors. As exemplified in Fig. 9(a) for Sector I, each sextant has 2 large vectors, 2 small vectors and 1 zero vector. Based on the above principles, the modulation scheme is proposed to partition each sector into five regions. That is, in this paper, the overall space vector diagram of the eight-switch five-level CSI can be divided into 30 regions, as shown in Fig. 9(b).

The modulation strategy can be classified into two operational modes: Mode 1 (three-level switched currents) and Mode 2 (five-level switched currents), which will be illustrated below in detail by taking Fig. 9(a) as an example.

In Mode 1, the reference vector locates in Region 1 (ΔABE), which is defined within $\{I_{a0}, I_{b1}, I_{c0}\}$, as shown in Fig. 9(a). That is, the converter modulates with the same zero and small vectors as the conventional five-level CSI solutions. And the AC output will be 3-level switching currents. The detailed operational sequences for Sector 1 in one modulation period are illustrated in Fig. 10, where $t_{1ab}$ and $t_{1bc}$ are the switching transitions for the rear-end H6-inverter switches ($S_{1a}, S_{1b}$), while $t_{1ab} - t_{1bc}$ are the switching transitions for the shunt branch switches of $S_{1a}$ and $S_{1b}$. In addition, the switching interval between $t_{1ab}$ and $t_{1bc}$ and the switching interval between $t_{1bc}$ and $t_{1bc}$ are generated to ensure the zero current switching (ZCS) for $S_{1a}$ and $S_{1b}$, respectively, where $S_{1a}$ and $S_{1b}$ are turned ON simultaneously, leading to the expected zero vector. This ZCS configuration makes the equivalent commutation behave the same as that for the H7 CSI in [21]. It has been discussed and demonstrated in [21] that, the shunt connected switch can take over all the switching losses, and effectively promote the efficiency of CSI.

In mode 2, when the modulation index $m_s$ is above 0.5, the reference in Sector 1 can rotate among Region 2, Region 3, Region 4, and Region 5, with 5-level switched currents at the AC output. It is defined that Region 2 and Region 5, Region 3 and Region 4 are symmetric about the angle bisector of Sector I. When the reference vector locates in Region 2, the nearest three composition space vectors are $\{I_{a0}, I_{b1}, I_{c0}\}$. Similarly, the vector compositions for Region 5 are $\{I_{a0}, I_{b1}, I_{c1}\}$, as shown in

<table>
<thead>
<tr>
<th>Space vectors</th>
<th>ON-switching combinations</th>
<th>Output currents</th>
<th>Table II</th>
<th>Switching Combinations for the Proposed Five-Level CSI</th>
</tr>
</thead>
<tbody>
<tr>
<td>Large vectors</td>
<td>$I_{1a}$</td>
<td>${12}$</td>
<td>$I_c$</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>$I_{1b}$</td>
<td>${23}$</td>
<td>0</td>
<td>$I_a$</td>
</tr>
<tr>
<td></td>
<td>$I_{1c}$</td>
<td>${34}$</td>
<td>$-I_a$</td>
<td>$I_c$</td>
</tr>
<tr>
<td></td>
<td>$I_{2a}$</td>
<td>${45}$</td>
<td>$-I_c$</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>$I_{2b}$</td>
<td>${56}$</td>
<td>0</td>
<td>$-I_a$</td>
</tr>
<tr>
<td></td>
<td>$I_{2c}$</td>
<td>${16}$</td>
<td>$I_c$</td>
<td>$-I_a$</td>
</tr>
<tr>
<td>Small vectors</td>
<td>$I_{3a}$</td>
<td>${127} \ldots {128}$</td>
<td>0.5$I_c$</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>$I_{3b}$</td>
<td>${237} \ldots {238}$</td>
<td>0</td>
<td>0.5$I_a$</td>
</tr>
<tr>
<td></td>
<td>$I_{3c}$</td>
<td>${347} \ldots {348}$</td>
<td>$-0.5I_a$</td>
<td>0.5$I_c$</td>
</tr>
<tr>
<td></td>
<td>$I_{4a}$</td>
<td>${457} \ldots {458}$</td>
<td>$-0.5I_c$</td>
<td>0</td>
</tr>
<tr>
<td></td>
<td>$I_{4b}$</td>
<td>${567} \ldots {568}$</td>
<td>0</td>
<td>$-0.5I_a$</td>
</tr>
<tr>
<td></td>
<td>$I_{4c}$</td>
<td>${167} \ldots {168}$</td>
<td>0.5$I_c$</td>
<td>$-0.5I_a$</td>
</tr>
<tr>
<td>Zero vector</td>
<td>$I_0$</td>
<td>${14} \ldots {25} \ldots {78} \ldots {147} \ldots {367} \ldots {257}$</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2018.2884846, IEEE Transactions on Power Electronics

Fig. 9. Vector diagrams of the proposed SVM for the eight-switch five-level CSI topology: (a) region divisions in Sector I and (b) overall space vectors.

Fig. 8. Illustration of synthesizing the reference current with three arbitrary vectors.

Subsequently, the reference vector $I_{\text{ref}}$ can be synthesized using

$$
I_{\text{ref}} = m_a I_{dc} e^{j \theta} \\
T_a I_{\text{ref}} = T_a I_{S6} + T_a I_{S1} + T_a I_{S5} \\
T_a + T_b + T_c = T_s
$$

where $m_a$ is the modulation index, $T_s$ is the switching period, and $T_a$, $T_b$, and $T_c$ refer to the corresponding dwell time within one period for vectors $I_{S6}$, $I_{S1}$, and $I_{S5}$.

Fig. 10. Switching interval operation of Mode 1 (Region 1, in one period).

4 should have the additional intervals ($T_{\text{ins}}$) for $S_7$ or $S_8$ to ensure the switching of $S_2$ and $S_6$ being under a lower current stress, i.e., $0.5I_{dc}$.

It should be noted that there is no medium vector (e.g., \{12,16\} of the conventional five-level SVM in Table I) in the proposed five-level CSI modulation because the current can only flow through two phase legs in one converter-bridge. In addition, for balancing the inductor currents and keeping low current ripples, the power switches $S_7$ and $S_8$ should be operated with an equal duration in one switching period. Therefore, in the proposed modulation scheme, the switching sequences of $S_7$ are theoretically in symmetry with that of $S_8$ in a half-period.

According to the above modulation scheme, the dwell time of the SVM states should be carefully calculated. Taking Region 2 of Sector I as an example, the current reference should be synthesized with $I_{SL}$, $I_{S1}$, and $I_{S6}$, referring to Fig. 9(a), which are expressed as

$$
I_{SL} = \frac{2\sqrt{3}}{3} I_{dc} e^{-j \pi / 6} \\
I_{S1} = \frac{\sqrt{3}}{3} I_{dc} e^{j \pi / 6} \\
I_{S6} = \frac{\sqrt{3}}{3} I_{dc} e^{-j \pi / 6}
$$

(3)

Subsequently, the reference vector $I_{\text{ref}}$ can be synthesized using

$$
I_{\text{ref}} = m_a I_{dc} e^{j \theta} \\
T_a I_{\text{ref}} = T_a I_{SL} + T_a I_{S1} + T_a I_{S6} \\
T_a + T_b + T_c = T_s
$$

(4)
The state $I_{S1}$ is the pre-set interval to guarantee the switching completion of $S_2$ and $S_6$. If the dwell time of $I_{S1}$ is denoted as $T_{d}$, the current reference vector can be synthesized with

$$I_{ref} = \frac{2\sqrt{3}}{3} I_{dc} e^{j\omega t}$$  \hspace{1cm} (5)$$

The dwell time $T_2$ can be regulated by $T_{ins}$, following

$$I_{ref} = m I_{dc} e^{-j\omega t}$$

$$T_3 I_{ref} = T_4 I_{ref} + T_5 + T_6 T_5 I_{S1}$$

$$T_4 + T_5 + T_6 + T_7 = T_8$$  \hspace{1cm} (6)$$

Specifically, $T_d$ can be regulated by $T_{ins}$, following

$$T_{[n_2,n_3]} = T_{[n_2,n_3]} = T_{[n_2,n_3]} = \frac{1}{2} T_{ins} = \frac{1}{2} T_d$$  \hspace{1cm} (7)$$

where $T_a$, $T_b$, $T_c$, and $T_d$ refer to the corresponding dwell time within one period for vectors $I_{L1}$, $I_{L2}$, $I_{L3}$, and $I_{L4}$, and $T_{[n_2,n_3]}$, $T_{[n_2,n_3]}$, $T_{[n_2,n_3]}$, and $T_{[n_2,n_3]}$ are the corresponding time interval between each switching transitions. In a similar way, all dwell time can be calculated, and the resultant dwell time in Sector I has been summarized in Table III.

C. Current Balancing Scheme

The current unbalance is a typical problem for multi-level CSIs. In fact, the unbalanced current input will degrade the output power quality, and may result in instability or even system damage [22]-[26]. Thus, a few current balancing methods for the single-rating inductor MCSI have been presented in the literature. Some of these current balancing solutions modified the modulation strategies, e.g., the phase-shifted PWM [24], but with a basic open-loop control, which cannot guarantee the accuracy. For a closed-loop scheme, the common method for current balancing is to sample the DC input currents (such as $I_{dc}$ and $I_{dc}$) in Fig. 1(a), and uses the sampled currents to re-distribute the vector states (zero vectors [20], active vectors [25], and medium vectors [26]) in the modulation schemes. In this way, the unbalancing

Fig. 11. Switching interval operation of Mode 2 in one period: (a) Region 2, (b) Region 3, (c) Region 4, and (d) Region 5.
TABLE III
Dwell Time and Vectors in Sector I

<table>
<thead>
<tr>
<th>Region</th>
<th>Vector</th>
<th>Overall Dwell Time</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>I_{th}</td>
<td>T_a = 2m_a T_1 \sin(\frac{\pi}{6} - \theta)</td>
</tr>
<tr>
<td></td>
<td>I_{th}</td>
<td>T_b = 2m_a T_2 \sin(\frac{\pi}{6} + \theta)</td>
</tr>
<tr>
<td></td>
<td>I_{th}</td>
<td>T_c = T_a - T_b</td>
</tr>
<tr>
<td>2</td>
<td>I_{th}</td>
<td>T_a = T_1(2m_a \cos(\theta - 1))</td>
</tr>
<tr>
<td></td>
<td>I_{th}</td>
<td>T_b = 2m_a T_2 \sin(\frac{\pi}{6} + \theta)</td>
</tr>
<tr>
<td></td>
<td>I_{th}</td>
<td>T_c = T_a - T_b</td>
</tr>
<tr>
<td>3</td>
<td>I_{th}</td>
<td>T_a = T_1(2m_a \sin(\frac{\pi}{6} - \theta) - 1) + \frac{1}{2} T_{sw}</td>
</tr>
<tr>
<td></td>
<td>I_{th}</td>
<td>T_b = m_a T_2 \sin(\frac{\pi}{6} + \theta) + \frac{1}{2} T_{sw}</td>
</tr>
<tr>
<td></td>
<td>I_{th}</td>
<td>T_c = T_a - T_b - T_d</td>
</tr>
<tr>
<td></td>
<td>I_{th}</td>
<td>T_d = T_{sw}</td>
</tr>
<tr>
<td>4</td>
<td>I_{th}</td>
<td>T_a = T_1(2m_a \sin(\frac{\pi}{6} - \theta) - 1) + \frac{1}{2} T_{sw}</td>
</tr>
<tr>
<td></td>
<td>I_{th}</td>
<td>T_b = T_1(2m_a \sin(\frac{\pi}{6} + \theta) - 1) + \frac{1}{2} T_{sw}</td>
</tr>
<tr>
<td></td>
<td>I_{th}</td>
<td>T_c = T_a - T_b - T_d</td>
</tr>
<tr>
<td></td>
<td>I_{th}</td>
<td>T_d = T_{sw}</td>
</tr>
<tr>
<td>5</td>
<td>I_{th}</td>
<td>T_a = 2m_a T_1 \sin(\frac{\pi}{6} - \theta)</td>
</tr>
<tr>
<td></td>
<td>I_{th}</td>
<td>T_b = T_1(2m_a \cos(\theta - 1))</td>
</tr>
<tr>
<td></td>
<td>I_{th}</td>
<td>T_c = T_a - T_b</td>
</tr>
</tbody>
</table>

Fig. 12. Control diagram for current balancing scheme.

issue can be addressed to a large extent. However, these solutions incur heavy computation, since for the basic modulation there are already 81 switching combinations.

Obviously, the proposed modulation scheme ensures the power switches S_7 and S_8 with symmetrical equal operation to balance the inductor currents I_{L1} and I_{L2}. In addition, the inductors L_1 and L_2 are configured with the same current rating. However, in practical applications, the currents of I_{L1} and I_{L2} may not be exactly the same, because of the electrical parasitic parameters of the two shunt branch components. Therefore, the current balancing issue should also be considered in the proposed topology.

Nevertheless, the DC side configuration of the proposed CSI topology has some unique features. That is, I_{L1} and I_{L2} are mainly controlled by S_7 and S_8 and their turn-on operation will charge L_1 and L_2, respectively. Fortunately, S_7 and S_8 theoretically have an equivalent role for the rear-end inverter, so that the switching of S_7 or S_8 can be controlled independently as long as the sum of their dwell time in one modulation period is a certain fixed value. Therefore, considering the above features, the basic operation for the proposed CSI topology is to adjust the switching transitions of S_7 and S_8 in a way to balance the inductor currents, while keeping the same overall dwell time of each state.

When the switch S_r (or S_s) is turned ON, the inductor L_r (or L_s) will be directly charged by the DC source V_{dc}. Therefore, the peak and trough values of the two inductor current ripples are interleaved by a half switching period. Setting the inductor currents to be sampled every half switching cycle can obtain the initial current I_{L1}, I_{L2} and the half cycle current I_{L1}, I_{L2}. And let I_{L1} and I_{L2} be the actual sampled average currents of the two inductors and I_{L1}' and I_{L2}' be the demanded ideal current values, the corresponding currents can be expressed as (8) when assuming I_{L1} is larger than I_{L2}.

\[
\begin{align*}
I_{L1} & = \frac{1}{2} (I_{L1} + I_{L1}') \\
I_{L2} & = \frac{1}{2} (I_{L2} + I_{L2}') \\
\Delta I_{L1} & = I_{L1} - I_{L1}' = \frac{V}{L_1} \frac{1}{2} T_{offset} \\
\Delta I_{L2} & = I_{L2} - I_{L2}' = \frac{V}{L_2} \frac{1}{2} T_{offset} \\
I_{L1}' & = I_{L1}' - \frac{1}{2} I_{dc}
\end{align*}
\]

Therefore, the operation of S_7 and S_8 can be adjusted by T_{offset} in order to obtain the relatively equal inductor currents. Taking Region 2 of Sector 1 as an example (shown in Fig. 11(a)), the switching transitions t_{in} and t_{out} can be modified as

\[
\begin{align*}
t_{in} & = t_{out} - T_{offset} \\
t_{out} & = T_{in} - t_{in}' - 2T_{offset}
\end{align*}
\]

where t_{in} and t_{out} are the original switching transitions, and t_{in}' and t_{out}' refer to the regulated new transitions. Notably, other operational intervals remain unchanged in this case.

In a similar way, this switching regulation scheme can be applied to all the modulation regions, and the resultant inductor currents will then be balanced. Fig. 12 shows the control diagram of the proposed current balancing scheme. The inductor currents are sampled by half switching cycle to obtain the average values I_{L1} and I_{L2}. And then, they are subtracted and the result is given into the controller to produce the switching transition offset T_{offset} using (8)-(9). With the information of modulation index m_a and delay angle \theta, the proposed modulation strategy is able to calculate out the actual modified switching transitions, which can effectively resolve the current balancing issue.

D. Operational feature benchmarking

Table IV compares the switching and conducting characteristics in Sector I for one carrier period (with the symmetric 5-segment modulation) among the four selected MCSI solutions, i.e., the conventional H6 CSI, conventional 5-level CSI, and the proposed eight-switch 5-level CSI.

The power-device count of the proposed eight-switch five-level CSI is obviously less than the conventional...
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2018.2884846, IEEE Transactions on Power Electronics

single-rating five-level CSI. More specifically, the switch count has reduced by one third. The proposed CSI has two operational modes. In Mode 1, switches S4-S6 can operate with zero current switching, while S7 and S8 switch with 0.5I\text{dc}, resulting in 12 switching counts per switching cycle. In Mode 2, all the power switches can operate with 0.5I\text{dc}, and the total switching counts is 12 either. It means that the switching losses of the proposed CSI can be three-quarters of the conventional single-rating five-level CSI.

For the current stress, the current rating through the additional switch S7 or S8 is half of that in the rear-end switches (S1-S6) for the proposed topology as summarized in Table IV, which means the switches S1-S6 (together with D1-D6) can be relatively high power but cheap devices, while S7 and S8 (may together with D7-D10) can be employed by high performance devices with low current rating. This feature enables a cost-effective customization according to the CSI applications. Furthermore, it gives the possibility to improve the efficiency by only using SiC switches for S7 and S8.

IV. PERFORMANCE EVALUATION

A. Simulation Results

Referring to Fig. 6(a), a simulation model has been built up in MATLAB/Simulink to evaluate the performance of the proposed eight-switch five-level CSI topology. The system parameters are listed in Table V. The DC current is maintained at 12 A in the simulations. Resistor of 16 \Omega is adopted as the load with AC output capacitor filter. The performance of the proposed MCSI is compared with the conventional H6 inverter.

Fig. 13 first compares the phase-A output currents of the conventional H6 CSI and the proposed eight-switch five-level CSI, where the modulation index m_0 is 0.8. In this case, the H6 CSI is employed with a 5-mH DC inductor to obtain a relatively comparable DC inductor current ripple, while other configuration parameters are the same as the proposed converter. It can be seen in Fig. 13 that the proposed eight-switch CSI topology achieves a five-level output current (blue lines) as expected, while the H6 CSI only produces three-level switching current. When the AC capacitor filters are added, the corresponding filtered currents of phase-A are shown as the red lines. Furthermore, the three-phase output voltages and currents of the proposed CSI are shown in Fig. 14. The performance of the proposed MCSI is further validated.

TABLE IV

<table>
<thead>
<tr>
<th>Topology</th>
<th>Conventional H6 CSI</th>
<th>Single-rating inductor 5-level CSI</th>
<th>Proposed eight-switch 5-level CSI</th>
</tr>
</thead>
<tbody>
<tr>
<td>Output waveform</td>
<td>3-level</td>
<td>5-level</td>
<td>5-level</td>
</tr>
<tr>
<td>Power switches</td>
<td>6</td>
<td>12</td>
<td>8</td>
</tr>
<tr>
<td>Power diodes</td>
<td>6</td>
<td>12</td>
<td>10</td>
</tr>
<tr>
<td>Switching current stress</td>
<td>S1-S6</td>
<td>S1-S6</td>
<td>S1-S6, S7, S8</td>
</tr>
<tr>
<td></td>
<td>I\text{dc}</td>
<td>0.5I\text{dc}</td>
<td>ZCS</td>
</tr>
<tr>
<td>Switching counts</td>
<td>8</td>
<td>16</td>
<td>4</td>
</tr>
<tr>
<td>Conducting current</td>
<td>I\text{dc}</td>
<td>0.5I\text{dc}</td>
<td>0.5I\text{dc}</td>
</tr>
<tr>
<td>Conducting switches</td>
<td>2</td>
<td>4</td>
<td>2</td>
</tr>
<tr>
<td>Conducting diodes</td>
<td>2</td>
<td>4</td>
<td>2</td>
</tr>
</tbody>
</table>

TABLE V

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Power rating</td>
<td>3.18 kW</td>
</tr>
<tr>
<td>DC current I\text{dc}</td>
<td>12 A</td>
</tr>
<tr>
<td>DC inductance, L_1, L_2</td>
<td>5 mH</td>
</tr>
<tr>
<td>AC filter capacitance</td>
<td>10 \mu F</td>
</tr>
<tr>
<td>Switching frequency (S1-S6)</td>
<td>5 kHz</td>
</tr>
<tr>
<td>Switching frequency (S7, S8)</td>
<td>10 kHz</td>
</tr>
<tr>
<td>Output AC frequency</td>
<td>50 Hz</td>
</tr>
<tr>
<td>Load resistance</td>
<td>16 \Omega</td>
</tr>
</tbody>
</table>

Fig. 13. Simulation results of the proposed converter (output currents of phase-A).

Fig. 14. Output three-phase voltages and filtered currents of the proposed five-level CSI.
through the fast Fourier transform (FFT) analysis of the output switching currents (see Fig. 13), as shown in Fig. 15, where the switching frequency harmonic components in the proposed CSI are much lower than the conventional H6 CSI. As a result, the total harmonic distortion (THD) value of the switching current in eight-switch five-level CSI is 59.21%, while it is 77.24% for the conventional H6 CSI topology. Therefore, it has been validated that the proposed eight-switch five-level CSI has better output performances over the conventional H6 CSI.

Additionally, the proposed current balancing scheme is also tested. The inductance of the eight-switch five-level CSI in the simulation model is changed, where $L_1$ is 4.5 mH and $L_2$ is 5.5 mH. Fig. 16 shows the inductor currents of the proposed CSI topology without and with the current balancing control scheme ($L_1$: 4.5 mH, $L_2$: 5.5 mH).
inverter without and with the current balancing control. As observed in Fig. 16, when the converter is operating without any current balancing control but only with the basic modulation scheme, the currents through \(L_1\) and \(L_2\) are not balanced, where \(L_1\) carries more input current than \(L_2\) and withstands a relatively higher current ripple. By contrast, when employing the proposed current balancing scheme discussed in Section III(C), the currents \(I_{L1}\) and \(I_{L2}\) of the proposed CSI topology are well balanced. The effectiveness of the current balancing strategy is thus verified.

**B. Experimental Verifications**

To further validate the performance of the proposed eight-switch five-level CSI topology, a downscaled experimental prototype has been built up in the laboratory. Fig. 17 shows the experimental setup, and Fig. 18 illustrates the implementation diagram of the control system, respectively. As shown in Fig. 18, on the control board, the AC voltages and the sampled DC inductor currents are input to the micro controller unit, which is a Digital Signal Processor (DSP, TMS320F28335). The region judgement and the switching time calculation (together with the current balancing algorithm) are implemented in the DSP controller. Then, the calculated results are directly transferred to another processor unit, i.e., an FPGA xc3s500e from XILINX Spartan3E, to implement the switching selection and the driving pulses generation functions. On the power board, the other power switches \(S_1\)-\(S_8\) are silicon IGBT devices from Infineon (part no.: IKW20N60T), while all the power diodes are from CREE (part no.: C2D20120D). To obtain a cost-effective performance, power switches \(S_7\) and \(S_8\) (part no.: C2M0160120D) are SiC devices from CREE. The other parameters are the same as those listed in Table V.

With the proposed SVM scheme presented in Section III, the experimental gating sequences for \(S_2\), \(S_6\), \(S_7\), and \(S_8\) are shown in Fig. 19. Clearly, the extra power devices \(S_7\) and \(S_8\) are switched more frequently than the other power switches in the proposed modulation. However, the use of SiC power devices for \(S_7\) and \(S_8\) will not compromise the entire system efficiency. In addition, the driving pulses for switches \(S_2\), \(S_6\), \(S_7\), and \(S_8\) of Region 1 are presented in Fig. 20 with the modulation index \(m_a = 0.3\). When \(m_a\) becomes 0.8, the corresponding zoomed view of the switching intervals for the power devices \(S_2\), \(S_6\), \(S_7\) and \(S_8\) in Region 2-5 are shown in Fig. 21. The time interval of \(T_{ins}\) is set to 3\(\mu s\). Seen from Fig. 20 and 21, the switching transitions of different switches and the actual switching process in Sector I can be clearly identified, which fully complies with the proposed modulation scheme.

Furthermore, the experimental results of phase-A voltage, output switched current, and inductor currents \(I_{L1}\) and \(I_{L2}\) are shown in Fig. 22, while the FFT analysis of output filtered current in phase-A is shown in Fig. 23. As expected, the proposed converter outputs five-level switching currents. Moreover, the output filtered current and voltage are almost purely 50Hz sinusoidal waveforms with very low harmonics. This indicates that the proposed system can achieve a high-quality output with a lower power devices count compared to the prior-art MCSI topologies. Additionally, two inductor currents \(I_{L1}\) and \(I_{L2}\) are maintained at around 6A with almost the same current ripple, which validates that the proposed current balancing strategy also perform well.

In order to compare the efficiency performance, three additional prototypes including: a) conventional 3-level H6...


For the proposed CSI without S\textsubscript{7} or S\textsubscript{8}, the efficiency drops as expected. In some cases, when the switching losses of the proposed CSI may be lower than that of the conventional 5-level CSI. However, the dwell time of large vectors (conducting with I\textsubscript{o}) will become longer with the increase of m\textsubscript{a}, and thus leading to the increase of the conduction losses. As also shown in Fig. 24, the efficiency of the conventional 3-level H6 CSI, conventional single-rating inductor 5-level CSI, and the proposed CSI without customized power devices for S\textsubscript{7} or S\textsubscript{8} are quite close. However, as demonstrated, only with SiC power devices of S\textsubscript{7} and S\textsubscript{8}, the proposed CSI can achieve a significant efficiency improvement. In all, the above simulations and experimental tests have validated the effectiveness of the proposed eight-switch five-level CSI topology in terms of low device count and high power quality. It thus can be a promising solution for CSI applications.

V. CONCLUSION

This paper proposes an eight-switch three-phase five-level CSI topology. Moreover, the SVM strategy as well as its operational principle was presented in detail. In addition, the operational features and superior advantages of the proposed CSI have been discussed and benchmarked. Focusing on the unique advantages of the newly proposed topology, it performs five-level output currents, while employs with a comparable hardware cost as the three-level H6 CSI. The low output THD may help to reduce the sizes of the passive components in the system, especially the output filters. And the “small vector” can reduce the switching and conduction losses of the semiconductor switching devices in H6 CSI module, which make it possible to increase the output current rating of the system in a certain degree. The corresponding performance has been validated through simulation and experimental results.

REFERENCES


Weiqi Wang (S’16) received the B.Eng. and M.Eng. degrees in electrical engineering from Harbin Institute of Technology, Harbin, China, in 2010 and 2012, respectively. He is currently pursuing the Ph.D. degree in electrical engineering from Shandong University, Jinan, China. From 2012 to 2013, he worked as a R&D engineer in the AC Power Division, Emerson Network Power, Shenzhen, China. During 2014, he was a researcher in Qingdao Aerospace Semiconductor Research Institute, Qingdao, China. From March 2017 to April 2018, he was a Visiting Scholar at the Department of Energy Technology, Aalborg University, Aalborg, Denmark. His research focuses on the power converter design, analysis and modulation techniques, grid integration of renewable energy, and control algorithms in power electronics.

Feng Gao (S’07–M’09–SM’18) received the B.Eng. and M.Eng. degrees in electrical engineering from Shandong University, Jinan, China, in 2002 and 2005, respectively, and the Ph.D. degree from the School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore, in 2009. From 2008 to 2009, he was a research fellow in Nanyang Technological University. Since 2010, he joined School of Electrical Engineering, Shandong University, where he is currently a professor. From September 2006 to February 2007, he worked as a Visiting Scholar at the Department of Energy Technology, Aalborg University, Aalborg, Denmark. Dr. Gao was the recipient of the IEEE Industry Applications Society Industry Power Converter Committee Prize for a paper published in 2006 and 2017 IEEE Power Electronics Transactions Second Prize Paper Award, and he is now serving as the Associate Editors of IEEE TRANSACTIONS ON POWER ELECTRONICS AND CPSS TRANSACTIONS ON POWER ELECTRONICS AND APPLICATIONS.

Yongheng Yang (S’12–M’15–SM’17) received the B.Eng. degree in electrical engineering and automation from Northwestern Polytechnical University, Shaanxi, China, in 2009 and the Ph.D. degree in electrical engineering from Aalborg University, Aalborg, Denmark, in 2014. He was a postgraduate student at Southeast University, China, from 2009 to 2011. In 2013, he spent three months as a Visiting Scholar at Texas A&M University, USA. Dr. Yang is currently an Associate Professor with the Department of Energy Technology, Aalborg University. His research focuses on the grid integration of renewable energy, in particular, photovoltaic, power converter design, analysis and control, and reliability in power electronic systems. Dr. Yang is an Associate Editor of the CPSS TRANSACTIONS ON POWER ELECTRONICS AND APPLICATIONS and the ELECTRONICS LETTERS. He was the recipient of the 2018 IET Renewable Power Generation Premium Award.

Frede Blaabjerg (S’86–M’88–SM’97–F’03) was with ABB-Scandia, Randers, Denmark, from 1987 to 1988. From 1988 to 1992, he got the PhD degree in Electrical Engineering at Aalborg University in 1995. He became an Assistant Professor in 1992, an Associate Professor in 1996, and a Full Professor of power electronics and drives in 1998. From 2017 he became a Villum Investigator. He is honoris causa at University Politehnica Timisoara (UPT), Romania and Tallinn Technical University (TTU) in Estonia.

His current research interests include power electronics and its applications such as in wind turbines, PV systems, microchips, battery charging and adjustable speed drives. He has published more than 600 journal papers in the fields of power electronics and its applications. He is the co-author of four monographs and editor of ten books in power electronics and its applications.

He has received 29 IEEE Prize Paper Awards, the IEEE PELS Distinguished Service Award in 2009, the EPE-PEMC Council Award in 2010, the IEEE William E. Newell Power Electronics Award 2014 and the Villum
Kann Rasmussen Research Award 2014. He was the Editor-in-Chief of the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2006 to 2012. He has been Distinguished Lecturer for the IEEE Power Electronics Society from 2005 to 2007 and for the IEEE Industry Applications Society from 2010 to 2011 as well as 2017 to 2018. In 2018 he is President Elect of IEEE Power Electronics Society. He serves as Vice-President of the Danish Academy of Technical Sciences. He is nominated in 2014, 2015, 2016 and 2017 by Thomson Reuters to be between the most 250 cited researchers in Engineering in the world.