Three-Phase ZVR Topology and Modulation Strategy for Transformerless PV System

Guo, Xiaoqiang; Zhang, Xue; Guan, Honglei; Kerekes, Tamas; Blåbjerg, Frede

Published in:
IEEE Transactions on Power Electronics

DOI (link to publication from Publisher):
10.1109/TPEL.2018.2849074

Publication date:
2019

Document Version
Accepted author manuscript, peer reviewed version

Link to publication from Aalborg University

Citation for published version (APA):
Three Phase ZVR Topology and Modulation Strategy for Transformerless PV System

Xiaoqiang Guo, Senior Member, IEEE, Xue Zhang, Honglei Guan, Tamas Kerekes, Senior Member, IEEE, and Frede Blaabjerg, Fellow, IEEE

Abstract—Leakage current reduction is crucial for operating transformerless PV systems. In this letter, a new three-phase topology and modulation strategy is proposed. It is derived from the single-phase ZVR (zero-voltage state rectifier) topology, but the operation mechanism is quite different. Therefore, a new modulation strategy based on the Boolean logic function is proposed to achieve the constant common mode voltage, so as to eliminate the leakage current. Finally, the experimental tests are carried out to verify the feasibility and effectiveness of the proposed solution.

Index Terms—Transformerless PV system, inverter, modulation, leakage current

I. INTRODUCTION

Pulse-width modulated inverters have been typically used for transformerless PV system applications [1], [2]. However, the conventional three-phase six-switch inverter suffers from high-frequency common mode voltage, which results in the high leakage current [3]. High leakage current results in grid current distortion, electromagnetic interference and potential safety issues [4], [5]. That is the reason why many attempts have been done to reduce the leakage current in grid connected PV systems. Many interesting solutions have been presented in literature. In general, these can be classified into two groups. One group is the topology-based method [6]-[12], and the other is the modulation-based one. The latter is mainly for three-phase systems. Cavalcanti, et al., presented an improved modulation strategy [13-14]. It can achieve a constant common mode voltage to leakage current, but the modulation index is limited. Lee, et al proposed a modified modulation [15]. The idea is interesting and insightful, but the common-mode voltage is not constant for eliminating the leakage current, so there is still room for improvement. Another modulation strategy was presented for the leakage current suppression in [16], but it is limited to cascaded inverters. On the other hand, the leakage current reduction can be achieved by modifying the topology such as H5, oH5, H6, HERIC, HB-ZVR, and so on. Note that most of these are single-phase topologies. But the three-phase topologies with leakage current reduction are not well explored.

This work was supported by the National Natural Science Foundation of China (51677161) and Hundred Excellent Innovation Talents Support Program of Hebei Province (SLRC2017059).

X. Guo, X. Zhang and H. Guan are with the Department of Electrical Engineering, Yanshan University, Qinhuangdao, 066004, China (e-mail: gxq@ysu.edu.cn, 737268003@qq.com, 2478472578@qq.com).

T. Kerekes and Frede Blaabjerg are with the Department of Energy Technology, Aalborg University, Aalborg DK-9220, Denmark (e-mail: tak@et.aau.dk, fbl@et.aau.dk).

Inspired by the previous work [12], a new three-phase ZVR topology is proposed. It is derived from the single-phase ZVR topology, but the operation mechanism is quite different. Therefore, a new modulation strategy based on the Boolean logic function is proposed to achieve the constant common mode voltage, so as to eliminate the leakage current. The rest of the paper is organized as follows. Section II present the operation principle and modulation strategy. Section III provides the simulation and experimental results. Conclusion is drawn in Section IV.

II. TOPOLOGY AND MODULATION STRATEGY

The schematic diagram of the proposed three-phase ZVR is shown in Fig.1, where the zero-voltage state rectifier (ZVR) is integrated into the three-phase six-switch inverter. Different from the single-phase ZVR topology, a special modulation procedure is needed for three-phase ZVR inverter regarding the leakage current reduction.

Compared with the conventional three-phase six-switch inverter, the proposed three-phase ZVR one needs more power switches. The reader might wonder whether the efficiency would be lower. In practice, the efficiency mainly depends on the switching losses, which include both switching commutation loss and conduction loss. For the latter, the conduction loss would be increased due to three more power devices. Note that the voltage stresses of three more power devices is only half of the dc bus voltage, which is much lower than those of previous six switches, so the MOSFET can be used, instead of IGBT, to reduce the conduction loss. Moreover, with the
rapid development of the wide-bandgap semiconductors such as the commercially available SiC and GaN switches [1], the conduction loss would be much smaller. For the former, the switching commutation loss with ZVR is lower than that without ZVR, since the voltage stresses of three more power devices is only half of the dc bus voltage, which is much lower than those of previous six switches. Furthermore, the conventional inverter without ZVR fails to reduce the leakage current. Therefore, the proposed three-phase ZVR topology is attractive for transformerless PV systems.

The three-phase ZVR inverter can be simplified as shown in Fig. 2, where common mode voltage is defined in (1). More details about the simplified diagram can be found in [13]. It can be observed that the leakage current can be eliminated if the common mode voltage is constant.

$$U_{CM} = \frac{U_{AN} + U_{BN} + U_{CN}}{3}$$

(1)

![Simplified diagram](image)

Different from the conventional three-phase six-switch topology, the phase voltage of $U_{AN}$, $U_{BN}$ and $U_{CN}$ have three states, depending on the switching pattern, as shown in (2), where $U_d$ is the dc bus voltage and $x = a, b, c$. And the states of 2, 1, 0 are also defined in (2).

$$U_{AN} = \begin{cases} U_d, & \text{"2" } S_a \text{ on}, S_b \text{ and } S_c \text{ off} \\ U_d/2, & \text{"1" } S_a \text{ on}, S_b \text{ and } S_c \text{ off} \\ 0, & \text{"0" } S_a \text{ on}, S_b \text{ and } S_c \text{ off} \end{cases}$$

(2)

Table I shows the switching states and their corresponding common mode potential. It can be observed that there are seven groups of switching states. Note that the common mode voltage should be constant to eliminate the leakage current, so group 4 is selected in this paper. In order achieve the switching states of group 4, a new modulation strategy is proposed as shown in Fig. 3. Firstly, three modulating signals, (c.f. $m_a$, $m_b$ and $m_c$) are compared with one carrier to get the three logic signals (c.f. $X$, $Y$, and $Z$ in Table II). Secondly, three logic signals pass through the equation (3) to get the switching signals, as shown in Table II, where 9 variables of $S_{a1}$ to $S_{c3}$ are defined as follows. For example, $S_{a1}=1$ means the switch is on. While $S_{a1}=0$ means the switch is off.

![Proposed modulation strategy](image)

| Tab. I  COMMON MODE VOLTAGE AND SWITCHING STATES |
|-------|-------|-------|
| Group | Switching states | CMV |
| 1     | 222    | $U_d$ |

It should be noted that for the proposed strategy in Eq. (3) and Fig. (4), the classical duty cycles are modified so that the generated common-mode voltage is kept constant. Therefore, the duty cycles are modified, and the applied voltages at the output of the three-phase ZVR inverter are different from those of the conventional three-phase inverter, where the common mode voltage can’t be kept constant with the classic modulation.

Take line 2 of Table II for example, in case of $X=1$, $Y=0$, $Z=0$, and

$$S_{a1} = X\bar{Y}=1, \quad S_{a2} = \bar{X}Y=0, \quad S_{a3} = XY + \bar{X}\bar{Y}=0$$

$$S_{b1} = \bar{Y}Z=0, \quad S_{b2} = \bar{Y}Z=0, \quad S_{b3} = YZ + \bar{Y}Z=1$$

(4)

$$S_{c1} = \bar{X}Z=0, \quad S_{c2} = \bar{X}Z=1, \quad S_{c3} = XZ + \bar{X}Z=0$$

According to definition of (2), $S_{a1} = X\bar{Y} = 1$, $S_{a2} = \bar{X}Y = 0$, $S_{a3} = XY + \bar{X}\bar{Y} = 0$ means ‘2’. $S_{b1} = \bar{Y}Z = 0$, $S_{b2} = \bar{Y}Z = 0$, $S_{b3} = YZ + \bar{Y}Z = 1$ means ‘1’. $S_{c1} = \bar{X}Z = 0$, $S_{c2} = \bar{X}Z = 1$, $S_{c3} = XZ + \bar{X}Z = 0$ means ‘0’. Therefore, when $XYZ=100$, the output will be ‘210’ as shown in group 4. It is in agreement with the result in Table II. Other cases are similar and not duplicated here for simplicity. In this way,
the common mode voltage can be kept constant with the proposed modulation strategy of the new three-phase ZVR topology. Note that the proposed topology is similar to the conventional three-phase six-switch one, except for the additional ZVR (zero-voltage state rectifier) branch. So the design procedure is almost the same as that of the conventional one, and thus the following only provides the design procedure for the additional ZVR branch. As can be seen from the experimental results, the current stress of the ZVR is the same as that of the conventional six switches, but the voltage stress of the ZVR is much lower than that of the conventional six switches. Therefore, the design procedure is almost the same with conventional six switches, except for voltage stress. That is a low voltage rating ZVR can be designed for the proposed topology. The following will present the experimental evaluation.

III. EXPERIMENTAL RESULTS

In order to verify the effectiveness of the proposed solution, the hardware experimental prototype is built and tested. The experimental parameters are listed below. The dc bus voltage is 120V, the switching frequency is 10 kHz, filter inductor is 5 mH, filter capacitors are 9.4 uF, the stray capacitor is 300 nF. As shown in Fig. 4, the reference currents of \( I_{\text{ref}} = I_{\text{sin}} \) and \( I_{\text{ref}} = I_{\text{cos}} \) are generated by the reference current amplitude of \( I_{\text{ref}} \) and phase angular \( \theta \), which is the output of PLL (phase-locked loop). The current is control by PR (Proportional-Resonant) controller [17]. The modulation algorithms are implemented in TMS320F28335 DSP, and the logic operations are programmed with XC3S400 FPGA.

**Fig. 4 Close-loop control structure**

**Fig. 5** shows the experimental results with the dual-carrier modulation (c.f. Fig.3) of three-phase ZVR topology. It can be observed that the grid current consists of the high-frequency harmonics, which are the results of the leakage current. The total harmonic distortion (THD) is 5.9%, which fails to meet the requirements of IEEE Standard (c.f. THD<5%). **Fig. 5(b)** shows the stray capacitor voltage and leakage current. Obviously, the stray capacitor voltage consists of high-frequency components. It leads to the high leakage current. The peak value of the leakage current is far beyond 300mA, as specified in VDE-0126-1-1 standard.

**Fig. 5 Experimental results with the dual-carrier modulation. (a) Grid current; (b) Stray capacitor voltage and leakage current**

**Fig. 6** shows the experimental results with the proposed modulation (c.f. Fig.4) of three-phase ZVR topology. It can be observed that the high-frequency harmonics of the grid is significantly reduced. The reason behind it is that the grid current consists of the common-mode and differential-mode currents. In this case, the high-frequency common-mode leakage current is small. So the total harmonic distortion of the grid current is as low as 3.5%, which is meet the requirements of IEEE Standard (c.f. THD<5%). **Fig. 5(b)** shows the stray capacitor voltage and leakage current. Obviously, the

**Fig. 6 Experimental results with proposed modulation. (a) Grid current; (b) Stray capacitor voltage and leakage current**
stray capacitor voltage is free of any high-frequency components. Therefore, the leakage current is significantly reduced. The peak value of the leakage current is well below 300mA, which meets the VDE-0126-1-1 standard. Note that the zero sequence injection is used for the proposed carried-based modulation for the better utilization of the dc-link voltage. That is the reason why a small zero sequence component is on stray capacitor. Note that this frequency of variation is very low, so the leakage current would not be affected, as shown in Fig. 6.

Fig. 8. The current and voltage through the ZVR.

The current and voltage through the ZVR are shown in Fig. 8. It can be observed that the current stress of the ZVR is the same as that of the conventional six switches, but the voltage stress of the ZVR is much lower than that of the conventional six switches. Therefore, the power losses are lower than that of the conventional six switches. Note that the additional switches \( S_2 \sim S_5 \) and their drive circuits are needed, but the leakage current can be well suppressed, and no bulky, costly and low-efficient EMI filter is needed. Therefore, the overall performance is better than the conventional solution.

IV. CONCLUSION

This letter has presented the analysis and experimental verification of a new three-phase ZVR topology and its modulation strategy to eliminate the leakage current for transformerless PV systems. The findings reveal that the leakage current can be effectively reduced well below 300mA by selecting the switching states of new three-phase ZVR topology. Aside from that, the proposed modulation is simple to implement. Therefore, it is attractive for three-phase transformerless PV systems. The future research is toward the comprehensive theoretical analysis the capacitor voltage balancing mechanism of the proposed solution.

REFERENCE


