

# **Aalborg Universitet**

# On-line solder layer degradation measurement for SiC-MOSFET modules under accelerated power cycling condition

Luo, Haoze: Reigosa, Paula Diaz: Iannuzzo, Francesco: Blaabjerg, Frede

Published in: Microelectronics Reliability

DOI (link to publication from Publisher): 10.1016/j.microrel.2018.07.128

Creative Commons License CC BY-NC-ND 4.0

Publication date: 2018

Document Version Accepted author manuscript, peer reviewed version

Link to publication from Aalborg University

Citation for published version (APA): Luo, H., Reigosa, P. D., Iannuzzo, F., & Blaabjerg, F. (2018). On-line solder layer degradation measurement for SiC-MOSFET modules under accelerated power cycling condition. *Microelectronics Reliability*, 88-90, 563-567. https://doi.org/10.1016/j.microrel.2018.07.128

# **General rights**

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
   You may not further distribute the material or use it for any profit-making activity or commercial gain
   You may freely distribute the URL identifying the publication in the public portal -

If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.

# On-line solder layer degradation measurement for SiC-MOSFET modules under accelerated power cycling condition

Haoze Luo, Paula Diaz Reigosa, Francesco Iannuzzo and Frede Blaabjerg

Department of Energy Technology, Aalborg University, Aalborg, Denmark

#### Abstract

In order to distinguish die-attach solder layer and bond wire degradation during power cycling tests, a simultaneous on-line measurement method is proposed in this paper. To measure accurately solder layer voltage drop, the intrinsic diode is used as heating source in place of the MOSFET switch. In this way, the measurement method becomes intrinsically insensitive to possible threshold voltage shifts, typical of accelerated test of SiC power MOSFETs. Finally, the experimental results are presented to verify the feasibility of the proposed test method. It is revealed that the solder layer resistance increases linearly with the number of cycles in good approximation.

#### 1. Introduction

Silicon Carbide (SiC) material is characterized by higher critical electric field, higher saturated velocity and higher thermal conductivity in respect to silicon [1]. However, the higher operation temperatures that can be achieved with the SiC technology, brings new reliability issues, especially at package level. By means of accelerated cycling tests, both die and packaging reliability issues can be investigated thoroughly within short time.

According to previous studies, the most vulnerable parts in power modules after long-term accelerated cycling tests are bond wires and die attach solder layer, as shown in Fig.1 [2].




Fig.1. Schematic cross-section of a SiC power module.

Due to the thermal expansion coefficient mismatch among the different materials, the module packages, especially bond wires and solder layer, experience an irreversible degradation over longterm operation. So far, a lot of studies have been devoted to evaluate and monitor the bond wire degradation process [3,4]. The voltage cross the Drain to Source terminal  $V_{\rm DS}$  is usually used as an ageing indicator to evaluate the degradation process of package. In power cycling test, the  $V_{DS}$  increase mainly consists of the bond wire and solder layer degradations. The solder layer degradation cannot be distinguished from the measured Drain to Source voltage. So far, few of the mentioned studies have addressed the solder layer degradation measurements. Since the die backside is accessible, there is no possible way to measure the voltage cross the solder layer directly. In practice, the solder layer degradation is usually evaluated by means of thermal impedance measurement and Scanning Acoustic Microscopy (SAM) method after the power cycling tests [5]. However, the test equipment for SAM analysis is very expensive and time-consuming. Moreover, the conventional SAM method cannot be used for on-line measurement and evaluation.

To solve the above problems, an on-line measurement method to detect solder layer




Fig. 2. Equivalent circuit of a SiC power device considering parasitic resistances.

degradation for SiC-MOSFET modules during power cycling test is proposed. Taking the advantage of the auxiliary source terminal, both the solder layer resistance and the bond wire degradation can be measured simultaneously. In order to avoid the SiC die degradation caused by the threshold voltage shift [6], the intrinsic diode is used for load current conduction. More importantly, the intrinsic diode is the first used to monitor solder layer degradation. Finally, the resistance increase of the die attach solder layer can also be distinguished from SiC die degradation itself.

#### 2. Proposed measurement method

# 2.1. Problem statement in conventional method

The equivalent circuit of a MOSFET power module considering the parasitic resistances and external measurement terminals is shown in Fig.2.  $R_{Pbw}$  is the parasitic resistance of positive power terminal,  $R_{cop}$  is the parasitic resistance of copper layer,  $R_{Nbw}$  is the parasitic resistance of negative power terminal,  $R_{das}$  is the die attach solder layer resistance,  $V_{ds}$  is the die voltage under load current  $I_{load}$ ,  $R_{bw}$  is the die attach bond wire resistance and  $R_{Nbw}$  is the parasitic resistance of negative power terminal. In order to avoid the common source resistances  $R_{bw}$  and  $R_{Nbw}$ , an additional terminal known as the Kelvin-source  $(s_2)$  is used for gating the power device.

According to the independent measurement method proposed in [7], the die attach solder layer resistance increase  $R_{das}$  can be measured indirectly by means of the voltage  $V_{Ds}$ . Correspondingly, the measurable voltage  $V_{Ds}$  consists of the SiC die resistance  $V_{ds}$ ,  $R_{das}$ ,  $R_{cop}$  and  $R_{Pbw}$ . Since the power terminal related bond wire parts are far away from the die during the test,  $R_{Pbw}$  and  $R_{cop}$  can be

considered as constant. However, another additional challenge is the question of threshold voltage shift as the device degrades [8,9].

Under elevated temperature and gate voltage conditions, the gradual threshold voltage shift would lead to SiC die degradation, which causes the die resistance to change significantly. In [10], it is studied that the change in  $V_{\rm DS}$  is very fast at the beginning of test in an average variation of 0.81% for 1000 cycles ( $V_{\rm gs}$ =15V,  $T_{\rm min}$ =175°C and  $\Delta T_{\rm j}$ =43°C). Therefore, the conventional measurement method using the on-state voltage of the MOSFET die cannot be applied to monitor the solder layer resistance increase because of the variable die voltage.

# 2.2. Proposed measurement method

In order to monitor the solder layer resistance increase, the potential threshold voltage shift related to the die degradation should be avoided. Since the MOSFET die contains an intrinsic body diode, this internal diode can also be used as a heating source for the desired  $T_i$  swing. More importantly, there is no die degradation mechanism for intrinsic diode such as the threshold voltage shift. Hence, the increased voltage during the test can be attributable to the package degradation rather than the die degradation. A commercial SiC MOSFET module from CREE (CCS020M12CM2) has been selected as a study case, and the internal layout for single phase bridge is depicted in Fig. 3(a). Besides, the related equivalent circuit and measurement principle are depicted in Figure 3(b). In order to bypass the external diode D<sub>2</sub>, the two bond wires are cut as shown in Fig. 3(a). As depicted in Fig. 3(b), there are three measurable voltages  $V_{cD}$ ,  $V_{sD}$  and  $V_{ND}$  under specific DC load current. Among them, voltages V<sub>sD</sub> and V<sub>ND</sub> contain the packaging related degradation information.




Fig.3 (a) Picture of the internal layout of a SiC power device.




Fig.3 (b) Equivalent circuit considering external measurement terminals.

Considering the voltage  $V_{sD}$ , it includes three voltage drops, given by:

$$V_{sD} = V_F + V_{cD} + I_{load} \cdot R_{das}$$
 (1)

Assuming there is no degradation on the intrinsic diode  $(V_F)$ , copper layer  $(R_{cop})$  and power terminal bond wires  $(R_{pbw})$ , the die attach solder layer resistance increase  $\Delta R_{das}$  can be calculated by

$$\Delta R_{das} = \Delta V_{sD} / I_{load}$$
 (2)

In general, the parasitic resistance  $R_{das}$  cannot be measured directly, but the resistance increase  $\Delta R_{das}$  can be monitored.

Another conventional failure case we consider is the bond wire degradation. Since  $R_{\rm Nbw}$  can be regarded as constant during the tests, the bond wire resistance can be calculated by

$$V_{ND} = V_{sD} + I_{load} \cdot (R_{bw} + R_{Nbw})$$
 (3)

In case of fixed load current, the bond wire resistance increase  $\Delta R_{bw}$  can be obtained by the voltage difference between  $V_{ND}$  and  $V_{sD},$  as expressed by

$$\Delta R_{bw} = \Delta (V_{ND} - V_{sD}) / I_{load}$$
 (4)

#### 3. Test conditions

In order to validate the proposed method to be able to distinguish between solder degradation and bond wire lift off, a power cycling test platform was built. A SiC module from CREE (CCS020M12CM2) has been tested. The test conditions for the SiC modules are listed in Table I. The selected temperature swing is in the range of 25°C to 85°C. The average temperature was adjusted by means of an external heating system. The injected load current was 17 A. The online  $T_j$  is measured with isolated optical fiber system from Opsens [10]. Moreover, the measurement positions for the optical fibres as well as the voltage probes are carefully selected to get accurate measurement results.

TABLE 1. TEST CONDITIONS FOR CITEE MODULE				
Parameters	Conditions	Parameters	Conditions	
Maximum T <sub>j</sub>	85 °C	Period/duration	4s / 8s	
Minimum $T_i$	25 °C	Base plate	≈ 23 °C	

temperature
Drain current

 $I_{DS}$ 

17 A

TARLE I TEST CONDITIONS FOR CREE MODULE

60 °C

Delta  $T_i$ 

	GND =	
	270 270	
		Fiber test
		point 2
$V_{ m cD}$		
test point		Fiber test
0	←S <sub>2</sub>	point 1
V <sub>ND</sub> O—test point		
test point		
	$V_{\rm sD}$ $\qquad \qquad \qquad$	

Fig. 4 Selected measurement points for temperature swings monitoring and voltage measurements.

test point





Fig.5 Temperature swings of the junction temperature of the SiC MOSFET and the power terminal bond wires.

In Fig. 4, the implementations of the voltage and temperature measurement are depicted. Considering the  $T_j$  swing, one test point is selected at the center of SiC die. In order to investigate the thermal stress for the power terminal bond wires, the fibre test point 2 is selected at the copper area connected to the bond wires. In Fig. 5, the on-line temperature waveforms for the SiC die and power terminal bond wires have been plotted. It is shown that the temperature swing for the power terminal bond wires is around 2 °C. This means that the parasitic resistance  $R_{\rm Nbw}$  can be regarded as constant since the temperature stress is negligible.



**Fig.6** Key waveform comparisons for measured voltage  $V_{\rm ND}$  after 30k and 100k cycles.




Fig.7 Experimental waveforms of measured  $V_{\rm ND}$  and  $V_{\rm sD}$  after around 100 k cycles.

# 4. Experimental results

The measured voltage  $V_{\rm ND}$  after 30 k and 100 k cycles are depicted in Fig. 6 for the sake of comparison. The increased voltage contains two parts of resistance increase: bond wire resistance increase and solder layer resistance increase. However, based merely on  $V_{\rm ND}$ , the solder layer resistance increase cannot be distinguished from the bond wire resistance increase.

In Fig. 7, the key voltage waveforms after 100k cycles are depicted. The final average voltage for  $V_{\rm ND}$  is around 3.81 V, which includes the bond wire resistance increase and solder layer resistance increase. Since the resistance  $R_{\rm cop}$  and  $R_{\rm Nbw}$  are constant, the voltage  $V_{\rm sD}$  increase can be attributed to the solder layer resistance increase. Besides, the average  $V_{\rm sD}$  during the conduction pulse is around 3.63 V.




Fig.8 Experimental waveforms of measured ( $V_{\rm ND}$ - $V_{\rm sD}$ ) and  $V_{\rm cD}$  after around 100 k cycles.





Fig.9 Key waveforms of bond wire and die-attach solder layer degradations.

In Fig. 8, the measured  $V_{cD}$  and bond wire voltage are depicted. In case of  $I_{DS}$ =17A, the voltage  $V_{cD}$  is around 17 mV. In addition, the bond wire voltage can be worked out by subtracting  $V_{sD}$  from  $V_{ND}$ . After around 100k cycles, the measured average bond wire voltage is 172 mV. Different with the diode die resistance, the measured waveforms on copper layer and power bond wires are independent of the junction temperature variation.

The recorded voltages and related polynomial fitting curves for the device under test are plotted in Fig. 9. According to the polynomial fitting curve for voltage  $V_{\rm sD}$ , there is around 0.55% increase after 100k cycles. Correspondingly, the voltage increase is around 20 mV, and the related resistance increase  $\Delta R_{\rm das}$  is 1.18 m $\Omega$ . Meanwhile, the measured voltage  $V_{\rm ND}$  increases from 3.77V to 3.82 V after 100k cycles.

The SAM images and comparison between intact SiC die  $(S_1)$  and aging die  $(S_2)$  after power cycling test are shown in Fig.10. The solder layer damage was investigated in KSI V8 scanning acoustic microscope (SAM) system from IP Holding. Practically, SAM analysis is done by soaking a sample in liquid. Since the SiC die  $S_1$  did not be tested, the SAM image about  $S_1$  shows normal quality of die attach solder layer without any degradation.



 $SAM of S_1 \qquad \qquad SAM of S_2$ 

**Fig.10** SAM images and comparison for device under test  $(S_2)$  and intact SiC die  $(S_1)$  after power cycling test.

#### 5. Conclusion

This paper has presented an online measurement method for solder layer degradation monitoring under power cycling tests. By means of the auxiliary source terminal, both the solder layer resistance increase and bond wire resistance increase can be measured separately. In order to avoid the die resistance change due to the threshold voltage shift, the intrinsic diode is not only used as a heating source, but also to get rid of the MOSFET threshold voltage dependence on aging process during the power cycling tests. Experiments were implemented to verify the effectiveness of the proposed method. By using SAM method, the degradation of die attach solder layer is scanned. With the number of cycles, the solder layer resistance increases linearly in good approximation.

# Acknowledgements

The authors would like to thank Dr. Sungyoung Song and Prof. Christian Uhrenfeldt from Aalborg University for providing SAM support (KSI V8 SAM system from IP holding) and fruitful discussion in the paper. This work has been conducted under the

CORPE (Center of Reliable Power Electronics) framework - Aalborg University, and funded by The Obel Foundation (2011-725-00007), Denmark.

#### References

- [1] A. Q. Huang, "Power Semiconductor Devices for Smart Grid and Renewable Energy Systems," Proc. IEEE, vol. 105, no. 11, pp. 2019–2047, Nov. 2017.
- [2] C. Durand, M. Klingler, D. Coutellier, and H. Naceur, "Power Cycling Reliability of Power Module: A Survey," IEEE Trans. Device Mater. Reliab., vol. 16, no. 1, pp. 80–97, Mar. 2016.
- [3] V. Smet, F. Forest, J. J. Huselstein, A. Rashed, and F. Richardeau, "Evaluation of rm ce Monitoring as a Real-Time Method to Estimate Aging of Bond Wire-IGBT Modules Stressed by Power Cycling," IEEE Trans. Ind. Electron., vol. 60, no. 7, pp. 2760–2770, Jul. 2013.
- [4] K. Li, G. Y. Tian, L. Cheng, A. Yin, W. Cao, and S. Crichton, "State Detection of Bond Wires in IGBT Modules Using Eddy Current Pulsed Thermography," IEEE Trans. Power Electron., vol. 29, no. 9, pp. 5000–5009, Sep. 2014.
- [5] U. M. Choi, F. Blaabjerg, and S. Jørgensen, "Study on Effect of Junction Temperature Swing Duration on Lifetime of Transfer Molded Power IGBT Modules," IEEE Trans. Power Electron., vol. 32, no. 8, pp. 6434– 6443, Aug. 2017.
- [6] A. J. Lelis, R. Green, D. B. Habersat, and M. El, "Basic Mechanisms of Threshold-Voltage Instability and Implications for Reliability Testing of SiC MOSFETs," IEEE Trans. Electron Devices, vol. 62, no. 2, pp. 316–323, Feb. 2015.
- [7] N. Baker, H. Luo, and F. Iannuzzo, "Simultaneous On-State Voltage and Bond-Wire Resistance Monitoring of Silicon Carbide MOSFETs," Energies, vol. 10, no. 3, p. 384, Mar. 2017.
- [8] H. Yano, N. Kanafuji, A. Osawa, T. Hatayama, and T. Fuyuki, "Threshold Voltage Instability in 4H-SiC MOSFETs With Phosphorus-Doped and Nitrided Gate Oxides," IEEE Trans. Electron Devices, vol. 62, no. 2, pp. 324–332, Feb. 2015.
- [9] A. J. Lelis, R. Green, D. B. Habersat, and M. El, "Basic Mechanisms of Threshold-Voltage Instability and Implications for Reliability Testing of SiC MOSFETs," IEEE Trans. Electron Devices, vol. 62, no. 2, pp. 316–323, Feb. 2015.
- [10] H. Luo, F. Iannuzzo, F. Blaabjerg, M. Turnaturi, and E. Mattiuzzo, "Aging precursors and degradation effects of SiC-MOSFET modules under highly accelerated power cycling conditions," in 2017 IEEE Energy Conversion Congress and Exposition (ECCE), 2017, pp. 2506–2511.