## Aalborg Universitet

# Input-parallel output-parallel (IPOP) three-level (TL) DC/DC converters with minimized capacitor ripple currents 

Liu, Dong; Deng, Fujin; Zhang, Qi; Gong, Zheng; Chen, Zhe

Published in:
Proceedings of the IEEE Annual Southern Power Electronics Conference (SPEC)

DOI (link to publication from Publisher):
10.1109/SPEC.2016.7845531

Publication date:
2016

Document Version
Accepted author manuscript, peer reviewed version

Link to publication from Aalborg University

## Citation for published version (APA):

Liu, D., Deng, F., Zhang, Q., Gong, Z., \& Chen, Z. (2016). Input-parallel output-parallel (IPOP) three-level (TL) DC/DC converters with minimized capacitor ripple currents. In Proceedings of the IEEE Annual Southern Power Electronics Conference (SPEC) IEEE Press. https://doi.org/10.1109/SPEC.2016.7845531

## General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal -


# Input-Parallel Output-Parallel (IPOP) Three-Level (TL) DC/DC Converters with Minimized Capacitor Ripple Currents 

Dong Liu ${ }^{1}$, Fujin Deng ${ }^{1}$, Qi Zhang ${ }^{1,2}$, Zheng Gong ${ }^{1,3}$, Zhe Chen ${ }^{1}$<br>${ }^{1}$ Department of Energy Technology, Aalborg University, Aalborg, Denmark<br>${ }^{2}$ Department of Electrical Engineering, Xi'an University of Technology, Xi'an, China<br>${ }^{3}$ School of Information and Electrical Engineering, University of Mining and Technology, Xuzhou, China<br>dli@et.aau.dk, fde@et.aau.dk, zhangqi_hero@163.com, gzcumt@163.com, zch@et.aau.dk


#### Abstract

This paper proposes input-parallel output-parallel (IPOP) three-level (TL) DC/DC converters with the interleaving control strategy, which is composed with two four-switch halfbridge TL (HBTL) DC/DC converters featuring with simple and compact circuit structures. Due to the IPOP structure, the component current stresses in the proposed converters are reduced. More significantly, the combination of the proposed IPOP TL circuit structure and the interleaving control strategy can largely reduce the ripple currents on the two input capacitors not only by doubling the frequencies of the ripple currents on two input capacitors but also by counteracting part of these ripple currents according to the operation principle of the proposed converters. Therefore, the proposed IPOP TL DC/DC converters with the interleaving control strategy can improve the performances of the converters in increasing the lifetimes of the input capacitors and minimizing the sizes of the input capacitors. Finally, the simulation and experimental results are presented to verify the effectiveness and feasibility of the proposed converters combined with the interleaving control strategy.


Keywords-DC/DC converter; input-parallel output-parallel (IPOP); three-level (TL).

## I. Introduction

In 1992, a three-level (TL) DC/DC converter was first proposed in [1], [2] to lower the voltage stress on the power switches for high voltage applications. Due to the advantage of low voltage stress on the power switches of the TL structure, many studies have been done on the TL DC/DC converters [36], which make them more applicable. In paper [7], a novel four-switch half-bridge TL (HBTL) DC/DC converter was proposed, which features only adding one block capacitor but removing two clamped diodes comparing with the conventional TL DC/DC converter [4]. Therefore, the fourswitch TL DC/DC converter has simpler and more compact structure, which is the most attractive feature for an industrial application. Then, many studies have been done based on the circuit structure of the four-switch HBTL converter [8-11]. The new solutions to achieve the wide range soft-switching are discussed in [8]. A secondary-side phase-shift-controlled ZVS DC/DC converter with wide voltage gain and a three-phase $\mathrm{DC} / \mathrm{DC}$ converter with low voltage stress on the power switches are proposed in [9] and [10] respectively for high
voltage applications. In addition, a new control strategy is proposed to balance the voltages on the two input capacitors for the four-switch HBTL DC/DC converter [11]. The above literatures mainly focus on the topics about soft switching techniques, the converter's efficiency, and the capacitor voltage balance control strategy. But few studies pay attentions on the ripple currents flowing through the two input capacitors which make significant effects on the reliability of the converter [12].

This paper proposes the input-parallel output-parallel (IPOP) TL DC/DC converters composed of the two fourswitch HBTL DC/DC converters to reduce the ripples current on the two input capacitors. Due to the IPOP circuit structure, the current stresses of the components in the proposed converters are reduced by dividing the total power among the two paralleled converters. More importantly, by combining the proposed circuit structure and the interleaving control strategy, the ripple currents on the two input capacitors can be greatly reduced not only by doubling the frequencies of the ripple currents on the two input capacitors but also by counteracting part of these ripple currents according to the operation principle of the proposed converters. Finally, the proposed IPOP TL $\mathrm{DC} / \mathrm{DC}$ converters with the interleaving control strategy are verified by the simulation and experimentation results.

This paper is organized as follows. Section II illustrates the circuit structure and operation principle of the proposed converters. Section III analyzes the performances of the proposed converters associated with the interleaving control strategy. Section IV presents the simulation and experimental results to verify the proposed converters with the interleaving control strategy. Finally, the main contributions of this paper are summarized in Section V.

## II. Circuit Structure and Operation Principle

Fig. 1 shows the circuit structure of the proposed IPOP TL DC/DC converters, which is composed of the two four-switch HBTL DC/DC converters namely module-1 and module-2. There are two sharing input capacitors $C_{1}$ and $C_{2}$ used to split the input voltage $V_{i n}$ into two voltages $V_{1}$ and $V_{2}$ and one sharing output filter capacitor $C_{o}$ as shown in Fig. 1. In the module-1, $S_{1}-S_{4}$ and $D_{1}-D_{4}$ are power switches and diodes; $T_{r 1}$ is the high frequency transformer; $L_{r 1}$ is the leakage inductance

[^0]of $T_{r 1} ; C_{b 1}$ is the DC-blocking capacitor; $D_{r 1}-D_{r 4}$ are output rectifier diodes; $L_{o 1}$ is the output filter inductor. The circuit structure of the module-2 is the same as that of the module-1, in which $S_{5}-S_{8}$ and $D_{5}-D_{8}$ are power switches and diodes; $T_{r 2}$ is the high frequency transformer; $L_{r 2}$ is the leakage inductance of $T_{r 2} ; C_{b 2}$ is the DC-blocking capacitor; $D_{r 5}-D_{r 8}$ are output rectifier diodes; $L_{o 2}$ is the output filter inductor. In Fig. 1, $i_{i n}$ is the input current; $i_{c 1}$ and $i_{c 2}$ are ripple currents on $C_{1}$ and $C_{2}$, respectively; $i_{p 1}$ and $i_{p 2}$ are primary currents of $T_{r 1}$ and $T_{r 2} ; i_{L o l}$ and $i_{L o 2}$ are currents through $L_{o 1}$ and $L_{o 2} ; V_{c b 1}$ and $V_{c b 2}$ are voltages on $C_{b 1}$ and $C_{b 2} ; i_{0}$ and $V_{o}$ are the output current and output voltage; $V_{a b}$ is the voltage between point a and $b ; V_{c d}$ is the voltage between point $c$ and $d ; n_{1}$ and $n_{2}$ are turns ratios of $T_{r 1}$ and $T_{r 2}$.


Fig. 1. Structure of the proposed IPOP TL DC/DC converters.
Fig. 2 shows the main operation waveforms of the proposed converters with the interleaving control strategy. In Fig. 2, $d_{r v 1}-d_{r v 8}$ are eight driving signals of the power switches $S_{1}-S_{8}, d_{1}, d_{2}$ are duty ratios in one switching period, $T_{s}$ is the time of one switching period, and $\left(S_{1}, S_{2}\right),\left(S_{3}, S_{4}\right),\left(S_{5}, S_{6}\right)$, and ( $S_{7}, S_{8}$ ) are complementary switch pairs. $\left(S_{1}, S_{7}\right),\left(S_{2}, S_{8}\right),\left(S_{3}\right.$, $S_{5}$ ), and ( $S_{4}, S_{6}$ ) are switch pairs having the same driving signal as shown in Fig. 2(b).


Fig. 2. Main operation waveforms.

In order to simplify the following analysis, it is assumed that: 1) the output filters inductors $L_{o 1}$ and $L_{o 2}$ are large enough to be considered as the current sources; 2) all the power switches are ideal, which means the effects of the parasitic capacitors are neglected; 3) the parameters of two modules are identical, which means $n_{1}=n_{2}=N ; L_{r 1}=L_{r 2}=L_{r}$; $i_{p 1}=-i_{p 2}=i_{p} ; 4$ ) the input current $i_{i n}$ is considered as a constant in the switching period due to the effect from the output impedance of the input power supply and impedance of the input line on the input current.

Fig. 3 shows the equivalent circuits to illustrate the operation principle of the proposed converter with the interleaving control strategy shown in Fig. 2.

Stage $1\left[t_{0}-t_{1}\right]$ : At $t_{0}$, switches $S_{2}$ and $S_{8}$ are turned off. $V_{a b}$ increases to $V_{i n} / 2$ and $V_{c d}$ decreases to $V_{i n} / 2$. The currents $i_{p 1}$ and $i_{p 2}$ would only freewheel through $D_{1}, S_{5}, L_{r 2}, T_{r 2}, C_{b 2}, D_{7}$, $S_{3}, C_{b 1}, T_{r 1}$, and $L_{r 1}$ but not flow through $C_{1}$, which means the $i_{p 1}$ through $C_{1}$ and $i_{p 2}$ through $C_{1}$ counteract each other, as highlighted in Fig. 2. Therefore, during this stage, $i_{c 1}$ and $i_{c 2}$ are the same, which are both $-i_{i n}$.

Stage $2\left[t_{1}-t_{2}\right]$ : At $t_{1}$, switches $S_{1}$ and $S_{7}$ are turned on at zero-voltage. The currents $i_{p 1}$ and $i_{p 2}$ would freewheel through $S_{1}, S_{5}, L_{r 2}, T_{r 2}, C_{b 2}, S_{7}, S_{3}, C_{b 1}, T_{r 1}$, and $L_{r 1}$, which means the $i_{p 1}$ through $C_{1}$ and $i_{p 2}$ through $C_{1}$ still counteract each other, as highlighted in Fig. 2. Therefore, these switching actions have no effect on $i_{c 1}$ and $i_{c 2}$ whose values maintain $-i_{i n}$.

Stage 3 [ $\left.t_{2}-t_{3}\right]$ : At $t_{2}$, the switches $S_{3}$ and $S_{5}$ are turned off. The current $i_{p 1}$ would freewheel through $S_{1}, C_{1}, C_{2}$, and $D_{4}$. $V_{a b}$ increases to $V_{i n}$, therefore $i_{p 1}$ starts to increase linearly. The current $i_{p 2}$ would freewheel through $S_{7}$ and $D_{6} . V_{c d}$ decreases to 0 V , therefore $i_{p 2}$ begins to decrease linearly. The expressions of $i_{p 1}$ and $i_{p 2}$ are

$$
\begin{align*}
& i_{p 1}=-\frac{i_{o}}{2 \cdot N}+\frac{V_{i n}}{2 \cdot L_{r}} \cdot\left(t-t_{2}\right)  \tag{1}\\
& i_{p 2}=\frac{i_{o}}{2 \cdot N}-\frac{V_{i n}}{2 \cdot L_{r}} \cdot\left(t-t_{2}\right) \tag{2}
\end{align*}
$$

The currents $i_{c 1}$ and $i_{c 2}$ change to $-\left(\left|i_{i n}\right|+\left|i_{p 1}\right|\right)$ from $-i_{i n}$ and start to increase. During this stage, output rectifier diodes $D_{r 1^{-}}$ $D_{r 4}$ and $D_{r 5}-D_{r 8}$ turn on simultaneously, therefore there is no power transferring from the input power and $C_{b 1}$ to the output.

Stage $4\left[t_{3}-t_{4}\right]$ : At $t_{3}$, switches $S_{4}$ and $S_{6}$ are turned on at zero-voltage. The current $i_{p 1}$ would freewheel through $S_{1}, C_{1}$, $C_{2}$, and $S_{4}$. The voltage of $V_{a b}$ remains $V_{i n}$. The current $i_{p 2}$ would freewheel through $S_{7}$ and $S_{6}$. The voltage of $V_{c d}$ still equals to 0 V . During this stage, $i_{c 1}$ and $i_{c 2}$ are still increasing and their absolute values stay at $\left|i_{i n}\right|+\left|i_{p 1}\right|$.

Stage $5\left[t_{4}-t_{5}\right]$ : At $t_{4}, i_{p 1}$ increases to 0 A and $i_{p 2}$ decreases to 0 A , then current directions of $i_{p 1}$ and $i_{p 2}$ begin to change, the absolute value of $i_{c 1}$ and $i_{c 2}$ change to $\left|i_{i n}\right|-\left|i_{p 1}\right|$.

Stage $6\left[t_{5}-t_{6}\right]$ : At $t_{5}$, the currents $i_{c 1}$ and $i_{c 2}$ increase to 0 A , then the current directions of $i_{c 1}$ and $i_{c 2}$ begin to change, the absolute value of $i_{c 1}$ and $i_{c 2}$ change to $\left|i_{p 1}\right|-\left|i_{i n}\right|$.

Stage $7\left[t_{6}-t_{7}\right]$ : At $t_{6}$, the current $i_{p 1}$ reaches to $i_{o} / 2 N$, and then the input power begins to be transferred to output through $T_{r 1}, D_{r 1}$, and $D_{r 4}$. The current $i_{p 2}$ decreases to $-i_{o} / 2 N$, and then the power from $C_{b 2}$ begins to transfer to output through $T_{r 2}$, $D_{r 6}$, and $D_{r 7} \cdot i_{p 1}$ and $i_{p 2}$ are kept at $i_{o} / 2 N$ and $-i_{o} / 2 N$. During this period, the absolute value of $i_{c 1}$ and $i_{c 2}$ remain $\left|i_{p 1}\right|-\left|i_{i n}\right|$.

The analysis of the second half switching period $\left[t_{7}-t_{14}\right]$ is similar to the first half period $\left[t_{0}-t_{7}\right]$, which is not repeated here.

At $t_{14}$, the following operation in next period starts, which is the same as the first switching period.

Based on the above analysis, it can be observed that part of the ripple current $i_{c 1}$ can be counteracted as highlighted time periods in Fig. 2 because the primary current $i_{p 1}$ through $C_{1}$ and $i_{p 2}$ through $C_{1}$ would counteract each other during these highlighted time periods, which is illustrated in the above principle analysis of the Stage 1 and Stage 2.


Fig. 3. Equivalent Circuits. (a) $\left[t_{0}-t_{1}\right]$. (b) $\left[t_{1}-t_{2}\right]$. (c) $\left[t_{2}-t_{3}\right]$. (d) $\left[t_{3}-t_{4}\right]$. (e) $\left[t_{4}-t_{5}\right]$. (f) $\left[t_{5}-t_{6}\right]$. (g) $\left[t_{6}-t_{7}\right]$.

## III. Performances of Proposed Converters

In this section, the performances of the proposed IPOP TL converters associated with the interleaving control strategy are analyzed in detail.

## A. Voltage stresses on Power switches

The voltage stresses on the power switches $S_{1}-S_{8}$ are only half of the input voltage ( $V_{\text {in }} / 2$ ) in the steady operations due to the TL structure.

## B. Duty Cycle Loss

The expression of the duty cycle loss in one switching period can be given by

$$
\begin{equation*}
d_{l o s s 1}=d_{\text {loss } 2}=d_{\text {loss }}=2 \cdot\left(\frac{t_{6}-t_{2}}{T_{s}}\right)=\frac{4 \cdot L_{r} \cdot i_{o}}{N \cdot V_{i n} \cdot T_{s}} \tag{3}
\end{equation*}
$$

where $d_{\text {loss } 1}$ and $d_{\text {loss } 2}$ are the duty cycle losses of the two fourswitch HBTL DC/DC converters, and is the time of one switching period.

## C. Output Voltage Characteristic

After considering the effect of the duty cycle loss on the output voltage $V_{o}, V_{o}$ can be calculated by

$$
\begin{equation*}
V_{o}=\frac{V_{i n}}{N} \cdot\left(d_{1}-\frac{d_{\text {loss }}}{2}\right)=V_{i n} \cdot\left(d_{1}-\frac{2 \cdot L_{r} \cdot i_{o}}{N \cdot V_{i n} \cdot T_{s}}\right) \tag{4}
\end{equation*}
$$

where $d_{1}$ is the duty ratio for $S_{2}, S_{4}, S_{6}$, and $S_{8}$ in one cycle.

## D. Ripple Currents on Input Capacitors

Due to the interleaving control strategy, the frequencies of $i_{c 1}$ and $i_{c 2}$ are twice of the switching frequency. According to Fig. 2, the ripple currents $i_{c 1}$ and $i_{c 2}$ in a half switching period can be expressed as

$$
i_{c 1}=i_{c 2}= \begin{cases}-i_{i n} & {\left[t_{0}-t_{2}\right]}  \tag{5}\\ i_{p 1}-i_{i n} & {\left[t_{2}-t_{7}\right]}\end{cases}
$$

By using the interleaving control strategy, the currents $i_{p 1}$ and $i_{p 2}$ are just opposite as shown in Fig. 2. The expressions of $i_{p 1}$ and $i_{p 2}$ in a half switching period can be given by

$$
i_{p 1}=-i_{p 2}= \begin{cases}-\frac{i_{o}}{2 \cdot N} & {\left[t_{0}-t_{2}\right]}  \tag{6}\\ -\frac{i_{o}}{2 \cdot N}+\frac{V_{i n}}{2 \cdot L_{r}} \cdot\left(t-t_{2}\right) & {\left[t_{2}-t_{6}\right]} \\ \frac{i_{o}}{2 \cdot N} & {\left[t_{6}-t_{7}\right]}\end{cases}
$$

Substituting (6) into (5), the ripple currents $i_{c 1}$ and $i_{c 2}$ in a half switching period can be rewritten by

$$
i_{c 1}=i_{c 2}= \begin{cases}-i_{i n} & {\left[t_{0}-t_{2}\right]}  \tag{7}\\ -\frac{i_{o}}{2 \cdot N}+\frac{V_{i n}}{2 \cdot L_{r}} \cdot\left(t-t_{2}\right)-i_{i n} & {\left[t_{2}-t_{6}\right]} \\ \frac{i_{o}}{2 \cdot N}-i_{i n} & {\left[t_{6}-t_{7}\right]}\end{cases}
$$

The time intervals $\left[t_{2}-t_{6}\right]$ and $\left[t_{9}-t_{13}\right]$ as shown in Fig. 2 can be described as

$$
\begin{equation*}
t_{6}-t_{2}=t_{13}-t_{9}=\frac{2 \cdot L_{r} \cdot i_{o}}{N \cdot V_{i n}} \tag{8}
\end{equation*}
$$

According to (7) and (8), the root-mean-square (RMS) values of $i_{c 1}$ and $i_{c 2}$ with the interleaving control strategy namely $i_{c 1_{\_} r m s}$ and $i_{c 2 \_r m s}$ can be calculated by

$$
i_{c 1_{-} r m s}=i_{c 2_{-} r m s}=\sqrt{\begin{array}{l}
{ }_{i n}{ }^{2}+\frac{i_{o}{ }^{2} \cdot d_{1}}{2 \cdot N^{2}}+\frac{4 \cdot L_{r} \cdot i_{i n} \cdot i_{o}{ }^{2}}{N^{2} \cdot V_{i n} \cdot T_{s}}  \tag{9}\\
-\frac{2 \cdot i_{i n} \cdot i_{o} \cdot d_{1}}{N}-\frac{2 \cdot L_{r} \cdot i_{o}{ }^{3}}{3 \cdot N^{3} \cdot V_{i n} \cdot T_{s}}
\end{array}}
$$

## IV. Simultion and Experimental Verification

## A. Simulation Verification

A simulation model is built in PLECS to verify the proposed IPOP TL DC/DC converters with the interleaving control strategy, whose circuit parameters are listed in Appendix. In the simulation, the input voltage is 550 V , the output voltage is 50 V , and the output power is $1-\mathrm{kW}$.

Fig. 4 shows the simulation results. From Fig. 4, it can be seen that the frequencies of $i_{c 1}$ and $i_{c 2}$ with the interleaving control strategy are twice of that without the interleaving control strategy. In addition, the RMS values of $i_{c 1}$ and $i_{c 2}$ are
5.8 A and 3.2 A, respectively, as shown in Fig. 4(a). After using the interleaving control strategy, the RMS values of $i_{c 1}$ and $i_{c 2}$ reduce to both 1.76 A as shown in Fig. 6(b).


Fig. 4. Simulation results. (a) Without the interleaving control strategy. (b) With the interleaving control strategy.

In order to analyze the influence of the parameter mismatch between the two modules on $i_{c 1}$ and $i_{c 2}$, some simulation results are shown in Table I. The variables are the leakage inductors and transformer turns ratios. In Table I, $\Delta L_{r}$ $=L_{r 2}-L_{r 1}$ and $n_{1}, n_{2}$ are the transformer turns ratios of $T_{r 1}$ and $T_{r 2}$, respectively. The results of the RMS values of $i_{c 1}$ and $i_{c 2}$ are shown in Table I, where the input voltage is 550 V , the output voltage is 50 V , and the output power is $1-\mathrm{kW}$. From Table I, it can be observed that the parameter mismatch between the two modules would cause the increase of the RMS values of $i_{c 1}$ and $i_{c 2}$, but these increasing values are very small, which means the RMS values of $i_{c 1}$ and $i_{c 2}$ when using interleaving control strategy and having parameter mismatch are still much smaller than that without the interleaving control strategy.

In summary, the simulation results verify that the ripple currents on the two input capacitors can be greatly reduced
due to the combination of the proposed IPOP TL circuit structure and the interleaving control strategy.

TABLE I. Simulation Results about Parameter Mismatch between Two modules

| Interleaving Control Strategy | Variables |  |  |  |  | Results |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $L_{r 1}(\mathrm{uH})$ | $L_{r 2}(\mathrm{uH})$ | $\Delta L_{r}(\mathrm{uH})$ | $n_{1}$ | $n_{2}$ | RMS of $i_{c 1}$ (A) | RMS of $i_{c 2}$ (A) |
| without | 30 | 30 | 0 | 38/13 | 38/13 | 5.8 | 3.2 |
|  | 30 | 40 | 10 | 38/13 | 40/13 | 5.5 | 3.0 |
| with | 30 | 30 | 0 | 38/13 | 38/13 | 1.76 | 1.76 |
|  | 30 | 40 | 10 | 38/13 | 38/13 | 1.91 | 1.8 |
|  | 30 | 30 | 0 | 38/13 | 40/13 | 2.2 | 1.86 |
|  | 30 | 40 | 10 | 38/13 | 40/13 | 2.47 | 1.97 |

## B. Experimental Verification

In order to verify the proposed IPOP TL DC/DC converters with the interleaving control strategy, a laboratory prototype is built, whose circuit parameters are shown in Appendix. In the built prototype, SPW47N60C3 is adopted as the primary power switches; MBR20200CTG is selected for the output rectifier diodes. In the experiments, the input voltage is 550 V , the output voltage is 50 V , and the output power is $1-\mathrm{kW}$. The performances of the established prototype are shown in Figs. 5 and 6 . Fig. 5 shows the currents $i_{p 1}, i_{p 2}$ and voltages $V_{i n}$, $V_{o}$ without and with the interleaving control strategy. From Fig. $5(\mathrm{~b})$, it can be seen that $i_{p 1}$ and $i_{p 2}$ are just opposite because of utilizing the interleaving control strategy. Fig. 6 shows the currents $i_{c 1}, i_{c 2}$ and voltages $V_{a b}, V_{c d}$ without and with the interleaving control strategy. In Fig. 6(b), the frequencies of $i_{c 1}$ and $i_{c 2}$ with the interleaving control strategy are twice of that without the interleaving control strategy. The RMS values of $i_{c 1}$ and $i_{c 2}$ without the interleaving control strategy are 5.6 A and 3.19 A, respectively, as shown in Fig. 6(a). However, the RMS values of $i_{c 1}$ and $i_{c 2}$ with the interleaving control strategy are reduced to 1.69 A and 1.68 A , respectively, as shown in Fig. 6(b).

Based on the experimental results, it can be concluded that: 1) the frequencies of $i_{c 1}$ and $i_{c 2}$ with the interleaving control strategy are twice of that without the interleaving control strategy; 2) the part of the ripple current $i_{c 1}$ can be counteracted by combining the proposed IPOP TL circuit structure and the interleaving control strategy as highlighted in Fig. 6, which is consistent with the theoretical analysis in Section II; and 3) based on the benefits of (1) and (2), the ripple currents on the two input capacitors can be greatly reduced.

The efficiency curves with the various input voltages are shown in Fig. 7. From Fig. 7, it can be seen that the maximum efficiency with the interleaving control strategy is over $95 \%$ and the efficiencies with the interleaving control strategy are slightly higher than that without the interleaving control strategy.


Fig. 5. Experimental results including $V_{i n}, V_{o}, i_{p 1}$, and $i_{p 2}$ under $1-\mathrm{kW}$. (a) Without the interleaving control strategy. (b) With the interleaving control strategy.

(a)

(b)

Fig. 6. Experimental results including $V_{a b}, V_{c d}, i_{c 1}$, and $i_{c 2}$ under 1-kW. (a) Without the interleaving control strategy. (b) With the interleaving control strategy.


Fig. 7. Measured efficiency curves with the various input voltages.

## V. Conclusion

In this paper, the input-parallel output-parallel (IPOP) TL $\mathrm{DC} / \mathrm{DC}$ converters with the interleaving control strategy are proposed, which compromise the two four-switch HBTL DC/DC converters featuring with the simple and compact circuit structures. The component current stresses in the proposed converters are reduced because of the IPOP circuit structure. More importantly, combining the proposed converters and the interleaving control strategy can greatly reduce the ripple currents on the two input capacitors not only by doubling the frequencies of the ripple currents on the two input capacitors but also by counteracting part of these ripple currents due to the operation principle of the proposed circuit structure. Therefore, the proposed converters associated with the interleaving control strategy can improve the performances of the converters in reducing the input capacitors' thermal stresses, prolonging the input capacitors' lifetimes, and minimizing the input capacitors' sizes.

## APPENDIX

TABLE II. Parmeters of Simulation Model and Experimental PRototype

| Description | Parameter |
| :--- | :---: |
| Turns Ratios of $T_{r 1}$ and $T_{r 2}$ | $38: 13$ |
| Leakage Inductances $L_{r 1}$ and $L_{r 2}(\mathrm{uH})$ | 30 |
| Output Filter Capacitor $C_{o}(\mathrm{uF})$ | 470 |
| Output Filter Inductors $L_{o 1}$ and $L_{o 2}(\mathrm{uH})$ | 100 |
| Input Capacitors $C_{1}$ and $C_{2}(\mathrm{uF})$ | 14.4 |
| DC-blocking Capacitors $C_{b 1}$ and $C_{b 2}(\mathrm{uF})$ | 6 |
| Switching Frequency $(\mathrm{kHz})$ | 50 |
| Dead Time $(\mathrm{ns})$ | 400 |

## References

[1] J. R. Pinheiro and I. Barbi, "The three-level ZVS PWM converter-A new concept in high-voltage DC-to-DC conversion," in Proc. IEEE Int. Conf. Ind. Electron. Control Instrum. Autom., 1992, pp. 173-178.
[2] J. R. Pinheiro and I. Barbi, "The threc-level ZVS-PWM DC-to-DC converter," IEEE Trans. Power Electron., vol. 8, no. 4, pp. 486-492, Jul. 1993.
[3] E. Deschamps and I. Barbi, "A comparison among three-level ZVSPWM isolated DC-to-DC converters," in Proc. 38th Annu. Conf. IEEE Ind. Electron. Soc., 1998, pp. 1024-1029.
[4] F. Canales, P. Barbosa, M. Burdio, and F. Lee, "A zero-voltage switching three-level $\mathrm{DC} / \mathrm{DC}$ converter," in Proc. 22nd Int. Telecommun. Energy Conf., 2000, pp. 512-517.
[5] X. Ruan, Z. Chen, and W. Chen, "Zero-voltage-switching PWM hybrid full-bridge three-level converter," IEEE Trans. Power Electron., vol. 20, no. 2, pp. 395-404, Mar. 2005.
[6] F. Deng and Z. Chen, "Control of improved full-bridge three-level DC/DC converter for wind turbines in a DC grid," IEEE Trans. Power Electron., vol. 28, no. 1, pp. 314-324, Jan. 2013.
[7] I. Barbi, R. Gules, R. Redl, and N. O. Sokal, "DC/DC converter: Four switches $\mathrm{V}_{\mathrm{pk}}=\mathrm{V}_{\mathrm{in}} / 2$, capacitive turn-off snubbing, ZV turn-on," IEEE Trans. Power Electron., vol. 19, no. 4, pp. 918-927, Jul. 2004.
[8] Y. Shi, and X. Yang, "Wide range soft switching PWM three-level DCDC converters suitable for industrial applications," IEEE Trans. Power Electron., vol. 29, no. 2, pp. 603-616, Feb. 2014.
[9] W. Li, S. Zong, F. Liu, I. Yang, X. He, and B. Wu, "Secondary-side phase-shift-controlled ZVS DC/DC converter with wide voltage gain for high input voltage applications," IEEE Trans. Power Electron., vol. 28, no. 11, pp. 5128-5139, Nov. 2013.
[10] T. T. Sun, H. S. H. Chung, and A. Ioinovici, "A high-voltage DC-DC converter with Vin /3-Voltage stress on the primary switches," IEEE Trans. Power Electron., vol. 22, no. 6, pp. 2124-2137, Nov. 2007.
[11] X. Yu, K. Jin, and Z. Liu, "Capacitor voltage control strategy for halfbridge three-level DC/DC converter," IEEE Trans. Power Electron., vol. 29, no. 4, pp. 1557-1561, Apr. 2014.
[12] H. Wang and F. Blaabjerg, "Reliability of capacitors for DC-link applications in power electronic converters-An overview," IEEE Trans. Ind. Appl., vol. 50, no. 5, pp. 3569-3578, Sep./Oct. 2014.


[^0]:    This project is supported by the China Scholarship Council (CSC), Aalborg University, and the National Natural Science Foundation of China (51607142).

