Secondary Control for Voltage Quality Enhancement in Microgrids

Mehdi Savaghebi, Student Member, IEEE, Alireza Jalilian, Juan C. Vasquez, Member, IEEE, and Josep M. Guerrero, Senior Member, IEEE

Abstract—In this paper, a hierarchical control scheme is proposed for enhancement of Sensitive Load Bus (SLB) voltage quality in microgrids. The control structure consists of primary and secondary levels. The primary control level comprises Distributed Generators (DGs) local controllers. Each of these controllers includes a selective virtual impedance loop which is considered to improve sharing of fundamental and harmonic components of load current among the DG units. The sharing improvement is provided at the expense of increasing voltage unbalance and harmonic distortion. Thus, the secondary control level is applied to manage the compensation of SLB voltage unbalance and harmonics by sending proper control signals to the primary level. DGs compensation efforts are controlled locally at the primary level. The system design procedure for selecting proper control parameters is discussed. Simulation results are provided in order to demonstrate the effectiveness of the proposed control scheme.

Index Terms—Distributed Generator (DG), microgrid, voltage harmonics, voltage unbalance.

I. INTRODUCTION

DISTRIBUTED Generators (DGs) are often connected to the utility grid or microgrid through a power-electronic interface converter. Microgrid is a local grid consisting of DGs, energy storage systems and dispersed loads which may operate in grid-connected or islanded mode [1].

Recently, some control approaches are proposed to control the DG interface converter aiming to compensate power quality problems. A single-phase DG which injects harmonic current to compensate voltage harmonics is presented in [2]. However, in the case of severe harmonic distortion, a large amount of the interface converter capacity is used for compensation and it may interfere with the power supply by the DG.

Harmonic compensation approaches of [3]-[5] are based on making the DG units of a power distribution system emulate a resistance at harmonic frequencies. Moreover, a method for compensation of voltage harmonics in an islanded microgrid has been presented in [6]. This method is also based on the resistance emulation and applies a harmonic power droop characteristic in order to share the compensation effort among DGs. The approach presented in [7] is based on controlling each DG unit of a microgrid as a negative sequence conductance to compensate voltage unbalance. The conductance reference is determined by applying a droop characteristic which uses negative sequence reactive power to provide the compensation effort sharing. An autonomous voltage unbalance compensation scheme which works based on the local measurements is proposed in [8] for each DG unit of an islanded microgrid. The control system design is discussed in detail and the proposed approach is validated by experimental and simulation results. The control systems of [7] and [8] are implemented in $dq$ (synchronous) and $ab$ (stationary) reference frames, respectively. The control method presented in [9] is based on using a two-inverter interface converter (one connected in shunt and other in series with the grid) in order to control power flow and also to compensate the voltage unbalance. This two-inverter structure can be unattractive considering the cost and volume of the DG interface converter. In addition, it should be noted that the methods presented in [3]-[8] are designed to enhance voltage quality at the DG terminal while the power quality at the “Sensitive Load Bus (SLB)” is an important concern in microgrids. Furthermore, if the voltage distortion is compensated locally, it may be amplified in the other buses of the electrical system including the SLB. This phenomenon is called “whack-a-mole” in the case of harmonic distortion [10].

As the first step to address these concerns, the authors proposed a hierarchical scheme for direct compensation of fundamental voltage unbalance at SLB of a microgrid through proper control of DG units [11]. The unbalance was originated from linear unbalanced loads. The control system design has been discussed. Furthermore, a small signal analysis was presented to demonstrate the stability of compensation method. However, it was assumed in [11] that the DG units participating in unbalance compensation have the same rated powers. Moreover, no method has been proposed for sharing of compensation effort among DGs. In addition, only the fundamental positive sequence component of load current was shared based on the droop controllers and virtual impedances while in the considered unbalanced conditions, fundamental negative sequence component should also be shared properly.

In the present paper, the scheme of [11] is extended considering unbalanced harmonic distortion caused by nonlinear unbalanced loads. In this case, the negative sequence of fundamental component (which creates SLB fundamental voltage unbalance) as well as positive and negative sequences of SLB...
voltage main harmonics should be compensated. In the applied hierarchical structure, the central secondary control level manages the compensation by sending proper control signals to the primary level. A novel approach is proposed for sharing the compensation effort among the DG units. It has been assumed that DGs may have different rated powers; thus, the compensation effort of each DG unit is controlled to be proportional to its rated power. The effort sharing is controlled locally at the primary level of each DG unit. However, by sharing the compensation effort, the load current will not necessarily be shared properly, especially, in the microgrids which are noticeably asymmetrical in terms of the line impedances and/or loads distribution. Thus, a virtual impedance loop is presented for each DG unit to improve the load sharing. Virtual impedances are selectively inserted against positive and negative sequences of fundamental and main harmonic frequencies of each DG output current.

The paper is organized as follows. The general structure of the proposed hierarchical control scheme is explained in Section II. Section III is dedicated to the structure and design of the DG local controller. Then, the details of the secondary controller and its design are discussed in Section IV. Section V includes simulation results. Finally, the paper is concluded in Section VI.

II. MICROGRID HIERARCHICAL CONTROL SCHEME

Fig. 1 shows application of the proposed hierarchical control scheme to a general microgrid which includes a number of electronically-interfaced DGs connected to the Source Buses (SB). Each DG unit may consist of power generators and/or energy storage systems. Furthermore, some dispersed loads including balanced/unbalanced linear and nonlinear loads are connected to the Load Buses including SLB and Non-Sensitive Load Buses (NLB). The hierarchical scheme consists of two control levels. The primary level comprises DG local controllers and the secondary level is a central controller which sends proper reference signals to each of the DGs in order to reduce the voltage unbalance and harmonic distortion at the microgrid SLB to the required level.

The secondary controller can be far from DGs and SLB. Thus, as shown in Fig. 1, SLB voltage information is sent to this controller by means of low bandwidth communication (LBC). Low bandwidth is applied to avoid dependence on the availability of a high bandwidth which may endanger the system reliability. In order to ensure LBC adequacy, positive and negative sequences of SLB voltage fundamental and main harmonic components are extracted in dq frame and the resultant dc values are transmitted to the secondary controller. In Fig. 1, superscripts “+”, “−”, “1” and “h” represent positive sequence, negative sequence, fundamental component and $h$th harmonic component, respectively. For instance, $v_{dq}^{h+}$ is the positive sequence of $h$th harmonic voltage in dq frame. The details of voltage components extraction are depicted in “Measurement Block” of Fig. 2. As seen, in order to extract $v_{dq}^{1+}$, $v_{dq}^{1−}$, $v_{dq}^{h+}$ and $v_{dq}^{h−}$, at first, the measured three-phase voltage of SLB ($v_{abc}$) is transformed to dq reference frames rotating at $ω$, $ω$, $hω$ and $hω$, respectively. $ω$ is the system angular frequency estimated by a phase-locked loop (PLL) [12]. Afterwards, three second-order 5Hz low pass filters (LPF) are applied. The second-order filters are used since the first-order ones were not able to provide acceptable performance.

On the other hand, as shown in Figs 1 and 2, compensation references for fundamental component unbalance and $h$th harmonic positive and negative sequences ($C_{dq}^{1−}$, $C_{dq}^{h+}$, and $C_{dq}^{h−}$, respectively) which are also in dq frame are generated by the secondary controller and sent to the DGs local controllers using LBC. As shown in Fig. 2, these references are fed to “Compensation Effort Controller” block of each DG local controller and the outputs ($C_{dq,j}^{1−}$, $C_{dq,j}^{h+}$ and $C_{dq,j}^{h−}$ as the compensation references for DGj) are transformed to $αβ$ frame, added together and injected as a reference for the DG voltage controller. The rotation angles of transformations are set to $−ϕ^*$, $hϕ^*$ and $−hϕ^*$ for the compensation references of voltage unbalance and positive and negative sequences of $h$th voltage harmonic, respectively. $ϕ^*$ is the DG voltage reference phase angle generated by the active power controller [11]. It should be noted that the harmonic and also unbalance variations in the practical grids are usually slow [13]. Thus, it is not necessary to provide a very fast control action. This fact confirms the sufficiency of LBC for the proposed compensation approach. On the other hand, low communication bandwidth can be provided at a relatively low cost. Furthermore, by applying the proposed compensation approach, the high cost due to the necessity of additional compensating devices such as active power filters will be avoided. Thus, the proposed approach is a cost-effective option for power quality enhancement.

The total time needed to transmit the measured and control signals between control levels and to perform the required control actions depends on the data size, bandwidth and delay of communication and also the processing time of the measurement and control devices [14]. Based on these factors, the proper time-frame for sending control set points can be determined for practical applications. Fig.1 is depicted assuming one SLB in the microgrid. However, in the case of multiple SLBs, the microgrid can be divided to some control regions that each has a dedicated secondary controller and includes one SLB. Each secondary controller manages the voltage quality enhancement at the corresponding SLB by sending control signal to the DG units of the region. It is also noteworthy that the proposed control approach is applicable for voltage quality enhancement in both grid-connected and islanded modes of microgrid operation. It is only necessary to make the necessary changes to the power controllers of DG units (Subsection III-A) depending on the operation mode. In grid-connected mode, the voltage distortion may be originated from either nonlinear loads or grid voltage
distortion. The quality enhancement of current flowing between microgrid and utility grid can also be taken into account. The control of current quality is out of the present paper scope.

III. DG LOCAL CONTROL SYSTEM

The structure of each DG power stage and local controller is shown in Fig. 2. As it can be seen, a feedforward loop may be included to consider small variations of dc link voltage \( V_{dc} \). The local control of DGs is performed in \( \alpha \beta \) reference frame. As shown in “DG, local controller” block, the reference of the DG output voltage in \( \alpha \beta \) frame \( (v^*_{\alpha \beta}) \) is provided by power controllers, virtual impedance loop and compensation effort controller. Then, according to \( v^*_{\alpha \beta} \) and the instantaneous measured output voltage \( (v_{\alpha \beta}) \), the reference current \( (i^*_{\alpha \beta}) \) is generated. On the other hand, LC filter inductor current is measured, transformed to \( \alpha \beta \) frame \( (i_{\alpha \beta}) \) and controlled by the current controller to provide voltage reference for pulse width modulator (PWM).
A. Fundamental Positive Sequence Powers Controllers

Control of the active and reactive powers is performed assuming a mainly inductive microgrid. The power controllers determine the reference values of DGs output voltage phase angle and amplitude (φ and E, respectively) considering the operation mode of microgrid, i.e., islanded or grid connected. In the grid-connected mode, the frequency is supported by the main grid while in the islanded operation, it is controlled directly or indirectly (in terms of phase angle) by the active power droop controllers. In fact, the frequency control is a challenging issue in the islanded mode since the microgrids mainly comprise converter-based inertia-less DGs. However, some virtual inertia can be provided by the power droop controllers. Furthermore, secondary control can also be applied for restoration of islanded microgrid frequency to the rated value [11],[15].

Two first order LPFs with the cut-off frequency of 2Hz are used for power calculation. This relatively low cut-off frequency is selected in order to properly filter out the oscillatory components of powers considering the high amount of voltage and current unbalance and harmonic distortion.

Design of the power controllers is sufficiently studied in the literature (e.g., [15],[16]) and will not be discussed. However, it should be noted that in the present paper, a two-DG microgrid is considered and DG₁ is rated at double capacity comparing to DG₂. The difference in DGs ratings should be considered for selecting power controllers and virtual impedances parameters; but, the parameters of voltage and current controllers are the same for both DGs.

B. Voltage and Current Controllers

The following proportional-resonant (PR) voltage and current controllers are applied in this paper.

\[
G_v(s) = k_v \sum_{k=1,3,5,7} \frac{2k_{vk} \cdot \omega_{vk} \cdot s}{s^2 + \omega_{vk}^2 \cdot s + (k \cdot \omega_0)^2}
\]

(1)

\[
G_i(s) = k_i \sum_{k=1,3,5,7} \frac{2k_{ik} \cdot \omega_{ik} \cdot s}{s^2 + \omega_{ik}^2 \cdot s + (k \cdot \omega_0)^2}
\]

(2)

where \(k_v\) (\(k_i\)) and \(k_{vk}\) (\(k_{ik}\)) are the proportional and \(k^{th}\) harmonic (including fundamental component as the first harmonic) resonant coefficients of the voltage (current) controller, respectively. \(\omega_{vk}\) and \(\omega_{ik}\) represent voltage and current controllers cut-off frequencies, respectively.

In order to design these controllers, the closed-loop transfer function of local control system is extracted [8]. Bode diagram of this transfer function using the power stage and local controller parameters (Tables I and II) is depicted in Fig. 3. As seen, the gain and phase angle at the resonant frequencies are fixed at unity and zero, respectively. Thus, proper tracking of the voltage reference is ensured.

The output impedance of the interface inverter can be expressed as \(Z_o(s) = Z_v(s) + Z_{vr}(s)\) where \(Z_v(s)\) represents the virtual impedance and \(Z_{vr}(s)\) is the inverter output impedance without addition of the virtual impedance [8]. Fig. 4 shows \(Z_o(s)\) magnitude plot of DG units. It can be observed that the magnitude is approximately zero at fundamental and \(3^{rd}\), \(5^{th}\) and \(7^{th}\) harmonic frequencies. Thus, output impedance of each DG unit is fixed by the virtual impedance.

![Fig. 3. Bode diagram of closed loop transfer function.](image)

![Fig. 4. Magnitude of \(Z_o(s)\).](image)

![Fig. 5. Block diagram of selective virtual impedance.](image)
C. Virtual Impedance Loop

The block diagram of the virtual impedance is depicted in Fig. 5 where \( R_{vr}^+, R_{vr}^- \) and \( R_h \) represent the virtual resistance for fundamental positive sequence, fundamental negative sequence and \( h^{th} \) harmonic (both positive and negative sequences) components of DG output current, respectively. \( L_{vr} \) and \( o_o \) are respectively the virtual inductance against fundamental positive sequence current and the rated frequency. In order to provide proper control of fundamental positive sequence powers, the microgrid is made more inductive by including \( L_{vr} \). However, a small \( R_{vr}^+ \) is added to damp the system oscillations [15],[17].

The basic structure of the fundamental frequency virtual impedance has been proposed in [18]. Moreover, it is demonstrated in [17], [19] and [20] that the virtual impedance can improve the sharing of nonlinear (harmonic) load among parallel converters. Hence, the basic structure is extended by including virtual resistances for the fundamental negative sequence (\( R_{vr}^- \)) and the main harmonic components (\( R_h \), \( h=3,5 \) and 7) of the DG output current in order to improve the sharing of these current components. Output current components are extracted according to [21] and [22].

The sharing improvement is achieved at the expense of distorting DGs output voltage as a result of voltage drop on the virtual resistances. Thus, for selection of virtual resistance values, a trade-off should be considered between the amount of output voltage distortion and sharing accuracy. Furthermore, considering double rating of DGs in the studied microgrid, its virtual impedances at fundamental and harmonic frequencies are set at half value to improve the current sharing (see Table II).

D. Compensation Effort Controller

The compensation effort controller manages the sharing of compensation workload among the microgrid DGs. The block diagram of DG effort controller is shown in Fig. 6. As seen, DG unit output current in \( a\beta \) frame (\( i_{o \alpha \beta} \)) is fed to this controller and positive and negative sequences of its \( \alpha \)-axis fundamental component (\( i_{\alpha \alpha}^+ \) and \( i_{\alpha \alpha}^- \)) and \( h^{th} \) harmonic component (\( i_{\alpha \alpha}^{h+} \) and \( i_{\alpha \alpha}^{h-} \)) are extracted. Then, \( i_{\alpha \alpha}^{h+}, i_{\alpha \alpha}^{h-} \) and \( i_{\alpha \alpha}^{h+}, i_{\alpha \alpha}^{h-} \) are applied to calculate current unbalance factor (\( UF_1 \)) and harmonic distortion indices of \( h^{th} \) harmonic positive and negative sequences (\( HD_h^{h+} \) and \( HD_h^{h-} \), respectively). \( UF_1, HD_h^{h+} \) and \( HD_h^{h-} \) are calculated as the ratio of \( i_{\alpha \alpha}^{h+}, i_{\alpha \alpha}^{h-} \) and \( i_{\alpha \alpha}^{h+}, i_{\alpha \alpha}^{h-} \) rms values (\( i_{\alpha \alpha}^{h+}, i_{\alpha \alpha}^{h-} \) and \( I_{\alpha \alpha}^{h-} \), respectively) to rms value of \( i_{\alpha \alpha}^{h+} \) (\( i_{\alpha \alpha}^{h+} \)), respectively. Note that using \( \beta \)-components for calculation of unbalance and harmonic distortion indices leads to the same results because the magnitude of \( \alpha \) - and \( \beta \)-components is equal for both positive and negative sequences of fundamental and harmonic components.

Finally, the references for compensation of fundamental unbalance and \( h^{th} \) harmonic positive and negative sequences by DGs (\( C_{dq,j}^{-1}, C_{dq,j}^{h+} \) and \( C_{dq,j}^{h-} \), respectively) are calculated as shown in Fig. 6 where \( S_{0,j} \) is the rated capacity of DG, and subscript “max” represent the maximum value. By multiplying the ratio of DGs rated capacity (\( S_{0,j} \)) to the total capacity of the microgrid DGs (\( \sum_{i=1}^n S_{0,i} \)), compensation effort of each DG will be proportional to its rated capacity.

\( UF_1, HD_h^{h+} \) and \( HD_h^{h-} \) can be considered as the indices of compensation effort because as shown in the simulation results, compensation of SLB voltage unbalance and \( h^{th} \) harmonic positive and negative sequences is achieved through injecting corresponding current components by the DGs. Thus, the terms \( (UF_{1,\max} - UF_1), (HD_{h,\max}^{h+} - HD_{h}^{h+}) \) and \( (HD_{h,\max}^{h+} - HD_{h}^{h-}) \) in Fig. 6 contribute towards sharing of compensation effort. In fact, increase of each component compensation effort leads to the increase of corresponding index. Consequently, \( (UF_{1,\max} - UF_1), (HD_{h,\max}^{h+} - HD_{h}^{h+}) \) or \( (HD_{h,\max}^{h+} - HD_{h}^{h-}) \) decrease and it leads to compensation effort decrease. So, inherent negative feedbacks exist in the effort controller. It is assumed that the maximum values of unbalance factor and harmonic distortion indices are unity. This assumption is valid for most of the practical cases; however, larger constants can be used as the maximum values.

IV. SECONDARY CONTROLLER

The block diagram of the secondary controller is also shown in Fig. 2. As seen, \( dq \) components of SLB voltage fundamental positive and negative sequences (\( v_{dq}^{h+} \) and \( v_{dq}^{h-} \)) and \( h^{th} \) harmonic positive and negative sequences (\( v_{dq}^{h+} \) and \( v_{dq}^{h-} \)) are used to calculate voltage unbalance factor (\( UF \)) and \( h^{th} \) harmonic positive and negative sequence distortion indices (\( HD_h^{h+} \) and \( HD_h^{h-} \), respectively). Calculation block is similar to “HD&UF Calculation” block of Fig. 6. Then, \( UF, HD_h^{h+} \) and \( HD_h^{h-} \) are compared with the reference values (\( UF_{ref}, HD_h^{h+}_{ref} \) and \( HD_h^{h-}_{ref} \), respectively) and the errors are fed to proportional-integral (PI) controllers. Afterwards, the outputs of these controllers are multiplied by \( v_{dq}^{h+} \) and \( v_{dq}^{h-} \) to generate \( C_{dq}^{h+} \) and \( C_{dq}^{h-} \), respectively. If the unbalance factor or any of the harmonic distortion indices are less than the reference value, the respective deadband block prevents the increase of the distortion by the PI controller.
It is well known that with the increase of proportional coefficient of PI controllers, the response time is reduced, but, the control system becomes more prone to instability. On the other hand, in order to minimize the effect of PI controllers phase lag on the compensation performance, the corner angular frequency of these controllers which can be calculated as the ratio of integral to proportional coefficients, should be set at one decade or more below the frequency of undercompensation component \([13]\). As mentioned before, harmonic and unbalance variations are usually slow; thus, it is not necessary to apply high bandwidth PI controllers.

It should be noted that the PI controllers of the secondary level can be easily implemented in practical cases. In addition, as aforementioned, it is only necessary to use the PI controllers for the negative sequence of fundamental component and positive and negative sequences of the most dominant harmonics. Thus, considering the required power quality and the possible practical limitations, the proper number of PI controllers can be determined. Furthermore, as mentioned before, by using the proposed approach the need for the additional power quality conditioners will be alleviated. It brings significant technical and economical advantages in the real-world applications.

Here, secondary level comprises PI controllers for compensation of SLB voltage fundamental negative sequence and 3\textsuperscript{rd}, 5\textsuperscript{th} and 7\textsuperscript{th} harmonic components. The parameters of PI controllers are listed in Table III.

V. SIMULATION RESULTS

Fig. 7 shows the simulation test system which is a two-DG islanded microgrid comprising two source buses, one sensitive load bus and one non-sensitive load bus. A diode rectifier and a star-connected linear load are connected to SLB. It is assumed that one phase of nonlinear load is disconnected to create unbalanced voltage distortion. Furthermore, a balanced nonlinear load is connected to NLB. Switching frequency of the DGs inverters is 10 kHz. The test system parameters are listed in Table I. Note that in this Table, the impedances of linear load and lines are presented in terms of resistance (\(\Omega\)) and inductance (mH). Simulations are performed using MATLAB/Simulink. Three simulation steps are considered:

- **Step 1** \((0 \leq t < 2s)\)
  - DGs operate only with fundamental positive sequence virtual impedance and secondary control is not acting.
- **Step 2** \((2 \leq t < 4s)\)
  - Virtual resistances for fundamental negative sequence and harmonic components are added.
- **Step 3** \((4 \leq t < 7s)\)
  - Secondary control is activated. The reference values of unbalance factor and harmonic distortion indices are 0.2%.

A. **Step 1**

As seen in Table IV, before activating the virtual resistances for fundamental negative sequence and harmonic components, DGs output voltages are approximately free of distortion. This fact can also be observed in Fig. 8 as the low values of \(UF\) and \(HD^3\) before \(t = 2s\). It demonstrates the effectiveness of local controllers in tracking the voltage reference. But, as shown in Table IV and Fig. 8, SLB voltage is distorted noticeably due to voltage drops on distribution lines. It should be noted that in order to avoid excessive paper length, simulation results of other distortion indices are not included.

Table V shows negative sequence single-phase waveforms at fundamental and 3\textsuperscript{rd} harmonic frequencies as well as three-phase waveforms of DGs output current in different simulation steps. Considering double rating of DG\(_1\), it can be noticed from Table V that the load current is not properly shared in the first simulation step. In fact, all components of the load current except fundamental positive sequence one are shared according to the test system topology and before adding \(R'_{vf}\), \(R^3_{vf}\), \(R^5_{vf}\) and \(R^7_{vf}\), DG\(_2\) will supply larger portions of the fundamental negative sequence and the harmonic currents. As mentioned before, fundamental positive sequence component of the load is shared by using droop controllers. Fig. 9 demonstrates the proper sharing of \(P^*\) and \(Q^*\) between DGs throughout the under-study interval. It demonstrates the effectiveness of the droop controllers.

B. **Step 2**

In simulation Step 2, virtual resistances for fundamental negative sequence and harmonic components are added. As seen in Table V, the current sharing is improved noticeably; however, still is not in proportion to the DGs rated powers. The sharing improvement is achieved at the expense of voltage distortion increase at DGs terminals and consequently at SLB, as can be observed in Table IV and Fig. 8. On the other hand, it can be seen in Fig. 9 that the addition of these virtual resistances leads to the change of fundamental positive sequence powers. In fact, due to nonlinear nature of the diode rectifiers, fundamental positive sequence component cannot be considered completely decoupled from the other components.
DGs output current as shown in Table V. However, due to double capacity, the increase of DG1 current is significantly higher. In addition, it can be observed that the current sharing is noticeably improved after compensation activation. This fact reveals the effectiveness of the proposed compensation effort controller and virtual impedance loop.

**C. Step 3**

In the last simulation step, selective compensation of SLB voltage main harmonics and fundamental negative sequence component is activated at \( t=4s \). As seen in Fig. 8, \( UF \) and \( HD^3 \) track the reference values properly. The other harmonic components which are not shown in this paper show the same behavior. Consequently, SLB voltage quality is significantly improved as seen in Table IV.

Moreover, as observed in Table V, fundamental negative sequence and 3rd harmonic negative sequence of DGs output current increase to provide compensation. The same behavior has been achieved for other harmonic components. The increase of these current components leads to the increase of

**TABLE I**

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>dc link voltage (V)</td>
<td>( L ) (mH)</td>
<td>( Z ) (( \Omega, \text{mH} ))</td>
</tr>
<tr>
<td>( V_d ) (V)</td>
<td>650</td>
<td>0.1, 1.6</td>
</tr>
<tr>
<td>Distribution Lines</td>
<td>Nonlinear Loads</td>
<td>Linear Load</td>
</tr>
<tr>
<td>( Z_i, Z_2, Z_3 ) (( \Omega, \text{mH} ))</td>
<td>( C_{NL}/R_{NL} ), ( Z_i/\text{mH} )</td>
<td>( Z_i (\Omega, \text{mH}) )</td>
</tr>
<tr>
<td>0.1, 1.8</td>
<td>235/50, 200/0.084</td>
<td>50, 20</td>
</tr>
</tbody>
</table>

**TABLE II**

<table>
<thead>
<tr>
<th>DGs Local Controller Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>( m_i ) (rad/W)</td>
</tr>
<tr>
<td>( m_f ) (rad/W.s)</td>
</tr>
<tr>
<td>( n_i ) (V/VAr)</td>
</tr>
<tr>
<td>0.6 \times 10^{-5}/1.2 \times 10^{-3}</td>
</tr>
<tr>
<td>0.6 \times 10^{-7}/1.2 \times 10^{-4}</td>
</tr>
<tr>
<td>1.4 \times 10^{-7}/2.8 \times 10^{-1}</td>
</tr>
<tr>
<td>Virtual Impedance (DG/DG1)</td>
</tr>
<tr>
<td>( R_i ) (( \Omega ))</td>
</tr>
<tr>
<td>( L_i ) (mH)</td>
</tr>
<tr>
<td>( R_{\text{1f}} ) (( \Omega ))</td>
</tr>
<tr>
<td>( R_{\text{3f}} ) (( \Omega ))</td>
</tr>
<tr>
<td>( R_3 ) (( \Omega ))</td>
</tr>
<tr>
<td>( R_{\text{3f}} ) (( \Omega ))</td>
</tr>
<tr>
<td>0.3/0.6</td>
</tr>
<tr>
<td>2.5/5</td>
</tr>
<tr>
<td>1.5/3</td>
</tr>
<tr>
<td>2/4</td>
</tr>
<tr>
<td>4/8</td>
</tr>
<tr>
<td>Voltage/Current Controller</td>
</tr>
<tr>
<td>( k_{pL} ) ( k_{pl} )</td>
</tr>
<tr>
<td>( k_{iL} ) ( k_{pl} )</td>
</tr>
<tr>
<td>( k_{iL} ) ( k_{pl} )</td>
</tr>
<tr>
<td>( k_{iL} ) ( k_{pl} )</td>
</tr>
<tr>
<td>( k_{iL} ) ( k_{pl} )</td>
</tr>
<tr>
<td>( \omega_i ) ( \omega_i ) (rad/s)</td>
</tr>
<tr>
<td>1/5</td>
</tr>
<tr>
<td>100/1000</td>
</tr>
<tr>
<td>200/400</td>
</tr>
<tr>
<td>50/100</td>
</tr>
<tr>
<td>100/100</td>
</tr>
<tr>
<td>2/2</td>
</tr>
</tbody>
</table>

**TABLE III**

<table>
<thead>
<tr>
<th>Secondary PI Controllers Parameters</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fundamental Negative Sequence</td>
</tr>
<tr>
<td>proportional</td>
</tr>
<tr>
<td>3</td>
</tr>
<tr>
<td>integral</td>
</tr>
<tr>
<td>1.25</td>
</tr>
<tr>
<td>5th Harmonic Positive and Negative Sequences</td>
</tr>
<tr>
<td>proportional</td>
</tr>
<tr>
<td>1</td>
</tr>
<tr>
<td>integral</td>
</tr>
<tr>
<td>0.95</td>
</tr>
</tbody>
</table>

**Fig. 8.** (a) DGs and SLB voltage unbalance factor, (b) DGs and SLB voltage distortion index for 3rd harmonic negative sequence.

**Fig. 9.** DGs positive sequence output powers: (a) \( P^+ \), (b) \( Q^+ \).
Furthermore, it can be observed in Table IV that the compensation is achieved by the increase of \( \text{DG}_1 \) output voltage distortion. Note that the impedance of the distribution line between \( \text{SB}_1 \) and \( \text{SLB} \) is relatively high; also, the fundamental negative sequence and harmonic components of the load which are supplied by this DG are approximately twice of the amounts of \( \text{DG}_2 \). Thus, in order to compensate the voltage drops on the lines and the virtual resistances and provide approximately sinusoidal voltage at \( \text{SLB} \), \( \text{DG}_1 \) output voltage becomes noticeably distorted. On the other hand, due to low value of the line impedance between \( \text{SB}_2 \) and \( \text{SLB} \) and also lower load portion of \( \text{DG}_2 \), the distortions of \( \text{SLB} \) and \( \text{DG}_2 \) voltages change with a similar behavior. Moreover, it can be seen in Fig. 9 that active and reactive powers change as a result of compensation. As mentioned before, it is originated

### TABLE IV

<table>
<thead>
<tr>
<th>Step</th>
<th>SB1</th>
<th>SB2</th>
<th>SLB</th>
</tr>
</thead>
<tbody>
<tr>
<td>Step 1</td>
<td><img src="image1" alt="Graph" /></td>
<td><img src="image2" alt="Graph" /></td>
<td><img src="image3" alt="Graph" /></td>
</tr>
<tr>
<td>Step 2</td>
<td><img src="image4" alt="Graph" /></td>
<td><img src="image5" alt="Graph" /></td>
<td><img src="image6" alt="Graph" /></td>
</tr>
<tr>
<td>Step 3</td>
<td><img src="image7" alt="Graph" /></td>
<td><img src="image8" alt="Graph" /></td>
<td><img src="image9" alt="Graph" /></td>
</tr>
</tbody>
</table>

**VOLTAGE WAVEFORMS AT DIFFERENT SIMULATION STEPS**

### TABLE V

<table>
<thead>
<tr>
<th>Step</th>
<th>Fundamental negative sequence (( \text{DG}_1 ): solid ( \text{DG}_2 ): dashed)</th>
<th>3rd harmonic negative sequence (( \text{DG}_1 ): solid ( \text{DG}_2 ): dashed)</th>
<th>Total output current (( \text{DG}_1 ): solid ( \text{DG}_2 ): dashed)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Step 1</td>
<td><img src="image10" alt="Graph" /></td>
<td><img src="image11" alt="Graph" /></td>
<td><img src="image12" alt="Graph" /></td>
</tr>
<tr>
<td>Step 2</td>
<td><img src="image13" alt="Graph" /></td>
<td><img src="image14" alt="Graph" /></td>
<td><img src="image15" alt="Graph" /></td>
</tr>
<tr>
<td>Step 3</td>
<td><img src="image16" alt="Graph" /></td>
<td><img src="image17" alt="Graph" /></td>
<td><img src="image18" alt="Graph" /></td>
</tr>
</tbody>
</table>
from coupling between fundamental positive sequence and other components.

![Graph of d-component of SLB voltage fundamental negative-sequence component](image)

Fig. 10. d-component of SLB voltage fundamental negative-sequence component.

<table>
<thead>
<tr>
<th>Time [s]</th>
<th>4.00</th>
<th>4.01</th>
<th>4.02</th>
<th>4.03</th>
<th>4.04</th>
<th>4.05</th>
<th>4.06</th>
<th>4.07</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vd [V]</td>
<td>-12.4</td>
<td>-12.6</td>
<td>-13.2</td>
<td>-13.0</td>
<td>-13.2</td>
<td>-13.4</td>
<td>-13.6</td>
<td>-13.8</td>
</tr>
<tr>
<td>Delay</td>
<td>No Delay</td>
<td>4ms Delay</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

![Graph of UF and HD3 with different communication delays](image)

Fig. 11. Effect of communication delay: (a) SLB voltage unbalance factor, (b) SLB voltage distortion index for 3rd harmonic negative sequence.

D. Effect of Communication Delay

The previously presented simulation results have been obtained assuming 1ms as the delay of low bandwidth communication. In this subsection, the effect of communication delay on the control system performance is investigated by considering larger communication delays, namely 4ms, 7ms and 10ms. The latency is simulated by using sample and hold blocks. In order to clarify the delay implementation, variations of measured d-component of SLB voltage fundamental negative sequence component ($V_d^{1-}$) are shown in Fig. 10 for no-delay and 4ms-delay cases. Similar to third simulation step, compensation is activated at t=4s.

It is obvious that the communication delay can only affect the performance of secondary compensation. In other words, its effect will appear in the third simulation step. Fig. 11 shows UF and HD3 for different communication delays. It can be observed in Fig. 11 that with the increase of communication delay the dynamic response of the secondary controller is adversely affected and for large delays the small tracking errors will exist even after a relatively long time. Furthermore, it is observed that harmonic compensation is more sensitive to communication delay. It can be justified by considering the shorter time period of harmonic waveforms which necessitates more compensation accuracy and it is obvious that the delay has negative impact on the accuracy.

VI. Conclusions

A hierarchical control structure consisting of primary and secondary levels is proposed for microgrids. The secondary level controls selective compensation of SLB voltage fundamental negative sequence and positive and negative sequences of main harmonics by sending proper control signals to the primary level. A new method for sharing of harmonic compensation effort is presented. Moreover, a selective virtual impedance scheme is proposed to improve load sharing among the microgrid DGs. The control system design is discussed in detail. Simulation results show that the SLB voltage quality is enhanced significantly by using the proposed compensation method while the load current is shared properly.

The proposed approach is applicable for voltage quality enhancement in both grid-connected and islanded microgrids. As the next step, we are working on the quality of current flowing between a grid-connected microgrid and utility grid.

REFERENCES