Abstract - This paper presents the coordinated control of distributed energy storage systems (DESSs) in DC micro-grids. In order to balance the state-of-charge (SoC) of each energy storage unit (ESU), an SoC-based adaptive droop control method is proposed. In this decentralized control method, the droop coefficient is inversely proportional to the n\textsuperscript{th} order of SoC. By using SoC-based droop method, the ESUs with higher SoC deliver more power, while the ones with lower SoC deliver less power. Therefore, the energy stored in the ESU with higher SoC decreases faster than that with lower SoC. The SoC difference between each ESU gradually becomes smaller and finally the load power is equally shared between the distributed ESUs. Meanwhile, the load sharing speed can be adjusted by changing the exponent of SoC in the adaptive droop control. The model of SoC-based adaptive droop control system is established and the system stability is thereby analyzed by using this model. Simulation and experimental results from a 2×2.2 kW parallel converter system are presented in order to validate the proposed approach.

Index Terms—Droop control; distributed energy storage system (DESS); DC micro-grids; state-of-charge (SoC)

I. INTRODUCTION

With the objective to electrify remote areas and energy islands, the micro-grid concept is gaining more and more popularity [1]. Nowadays DC micro-grids are becoming more attractive with the raise of DC power sources, storages, and the loads with natural DC coupling, e.g. photovoltaic modules, batteries, fuel cells, LEDs, and so on. With the comparison of the overall efficiency, it can be found that the efficiency of DC system is higher than the AC system [2]-[3]. At the same time, DC do not require for synchronization, and the problems caused by the reactive power and harmonics disappear. For these reasons, recently there is an increasing awareness on DC micro-grids [4]-[11].

A typical configuration of DC micro-grid is shown in Fig. 1 [10].

The control of the power electronics converters in the distributed generation has been intensively studied in the past years. Among them, the droop control and its variants are commonly accepted as the methods to integrate several voltage sources in a micro-grid [5]-[6], [9]-[12]. Basically, by using a control loop, it reduces linearly the output voltage reference when the output power increases. The output power of the power electronics interface converter should be inversely proportional to the droop coefficient.

In order to solve the uncertainty problem of the renewable energy sources, distributed energy storage units (ESUs) are commonly adopted in a micro-grid [12]. The control scheme of an energy storage system (ESS) commonly consists of two parts: one of them is the battery management system (BMS) and the other one is the power converter system (PCS). The configuration of the above two control systems in a microgrid with distributed ESUs is shown in Fig. 2.

The function of the BMS is to balance the SoC and output voltage of each cell in the battery string. Several literatures focus on the BMS. In [13], a modular charge equalizer for Lithium battery strings is proposed, where the modularization is applied to a string of four cells and the system is composed of one module balancing circuit and two intra-module equalizers. In [14], a method based on redundancy cells is presented, where the system is controlled to dynamically disconnect a redundant cell from the battery pack in order to reach an optimal balancing result. In [15], a screening process is involved to improve the performance of output voltage and SoC balancing.

Although the BMS is useful for balancing the SoC of each cell in a battery string, it is not enough for the applications of distributed generation systems, like microgrids. Each BMS can be used for only one ESU, while is not capable of the SoC balancing between different ESUs. For example, as shown in Fig. 2, ESU #1 is composed of a battery string and the BMS is employed locally to balance the SoC of each cell in this string. However, the BMS cannot be used to balance the overall SoCs between ESU #1 and other ESUs.
The SoP balancing can be achieved in this condition instead of SoC, in order to reach the proper power sharing. The power ratings and capacities of the ESUs differ work focuses on the DESS with similar kinds of ESUs. If achieved. Furthermore, it should be pointed out that this operation of a DC microgrid with distributed ESUs can be power equalization speed can be regulated. A flexible value of the exponent \( n \), the SoC balancing and output

The optimal SoC balancing in a microgrid with ESUs should consist of two aspects: 1) the SoC of each cell in one ESU is balanced by the BMS; 2) the overall SoC of each ESU is equalized by the PCS. Since in the existing literatures there are kinds of valid methods developed for the first requirement, the BMS is not the research subject here. In this study, an SoC balancing method for different distributed ESUs are proposed, which is employed to meet the second requirement and implemented in the PCS. Meanwhile, the proposed method is achieved based on droop control for balancing the SoC and the output power are not necessary to change. The SoP balancing can be achieved in this condition.

The optimal SoC balancing in a microgrid with ESUs should consist of two aspects: 1) the SoC of each cell in one ESU is balanced by the BMS; 2) the overall SoC of each ESU is equalized by the PCS. Since in the existing literatures there are kinds of valid methods developed for the first requirement, the BMS is not the research subject here. In this study, an SoC balancing method for different distributed ESUs are proposed, which is employed to meet the second requirement and implemented in the PCS. Meanwhile, the proposed method is achieved based on droop control for balancing the SoC and the output power are not necessary to change. The SoP balancing can be achieved in this condition.

The optimal SoC balancing in a microgrid with ESUs should consist of two aspects: 1) the SoC of each cell in one ESU is balanced by the BMS; 2) the overall SoC of each ESU is equalized by the PCS. Since in the existing literatures there are kinds of valid methods developed for the first requirement, the BMS is not the research subject here. In this study, an SoC balancing method for different distributed ESUs are proposed, which is employed to meet the second requirement and implemented in the PCS. Meanwhile, the proposed method is achieved based on droop control for balancing the SoC and the output power are not necessary to change. The SoP balancing can be achieved in this condition.

The optimal SoC balancing in a microgrid with ESUs should consist of two aspects: 1) the SoC of each cell in one ESU is balanced by the BMS; 2) the overall SoC of each ESU is equalized by the PCS. Since in the existing literatures there are kinds of valid methods developed for the first requirement, the BMS is not the research subject here. In this study, an SoC balancing method for different distributed ESUs are proposed, which is employed to meet the second requirement and implemented in the PCS. Meanwhile, the proposed method is achieved based on droop control for balancing the SoC and the output power are not necessary to change. The SoP balancing can be achieved in this condition.
employed to estimate the SoC, as shown in (1).

\[
SoC_i = \frac{SoC_{i,0} - \int_0^t i_{in,i}(t) \, dt}{C_c}
\]  

where \(SoC_{i,0}\) is the initial value of SoC, \(C_c\) is the capacity of the ESU, \(i_{in,i}\) is the input current of the interfacing converter (the output current of the ESU), and \(i = 1, 2\).

Both \(v_{eq}\) and \(Z_{eq}\) can be calculated by the function of \(SoC\) and \(T\), where \(T\) is the ambient temperature. It can be demonstrated that the \(v_{eq}\) highly depends on \(SoC\), while it does not change significantly with the variation of \(T\) [19]. Meanwhile, the ambient temperature has a major influence on \(Z_{eq}\), which almost does not change with \(SoC\) [20]. As a result, \(v_{eq}\) and \(Z_{eq}\) can be reached as

\[
v_{eq} = f_1(\text{SoC})
\]

\[
Z_{eq} = f_2(T)
\]

where \(T\) is the ambient temperature.

Functions \(f_1\) and \(f_2\) can be achieved by data fitting. The results are shown below:

\[
v_{dc} = a_{i1} \cdot e^{a_{i2} \cdot \text{SoC}} - a_{i3} \cdot e^{a_{i4} \cdot \text{SoC}}
\]

\[
Z_{eq} = a_{i1} \cdot T^2 - a_{i2} \cdot T + a_{i3}
\]

where the coefficients are shown in Table I.

C. Model of the SoC-based Droop Control System

Considering a voltage-controlled power electronics converter, the conventional droop control method can be expressed as

\[
v_{dc} = v_{dc}^* - m_p \cdot p_{ref}
\]

where \(v_{dc}\) and \(v_{dc}^*\) are the DC output voltage and its reference values, \(p_{ref}\) is the filtered output power by the low-pass filter, and \(m_p\) is the droop coefficient.

When the input sides of the parallel converters are connected to the distributed ESUs, it is necessary to share the power according to the SoC of each unit. It is commonly known that the droop coefficient should be inversely proportional to the output power. Thus, if the droop coefficient is selected to be inversely proportional to the SoC, the output power of each converter will be proportional to each SoC. In other words, the ESUs with higher SoC deliver more power, while the ones with lower SoC deliver less. In a parallel converter system with two modules, the droop control method can be rewritten as

\[
v_{dc,i} = v_{dc}^* - \left( \frac{m_b}{SoC^*} \right) \cdot p_{ref,i}
\]

where \(m_b\) is the initial droop coefficient for fully charged condition, \(n\) is the exponent of SoC, and \(i = 1, 2\).

D. Experiments and Results

<table>
<thead>
<tr>
<th>TABLE I: Data Fitting Results of Each Cell</th>
</tr>
</thead>
<tbody>
<tr>
<td>(a_{i1}/\text{V})</td>
</tr>
<tr>
<td>3.228</td>
</tr>
<tr>
<td>(Z_{eq}/\Omega)</td>
</tr>
<tr>
<td>4.043×10^-2</td>
</tr>
</tbody>
</table>

Fig. 4. Control diagram of the SoC-based adaptive droop control system.

Here, the exponent \(n\) is involved to adjust the SoC-balancing speed, which will be demonstrated and evaluated in the following subsection. The control diagram of the whole system is shown in Fig. 4. Since the control diagrams for Converter #1 and #2 are the same, the latter one is not shown here for brevity.

By perturbing (5) and transferring the results into \(s\) domain, the following model can be obtained for both converters:

\[
m_b \cdot p_{ref,i} = n \cdot \text{SoC}^* \cdot (v_{dc,i} - V_{dc,i}) \cdot \text{SoC}^* \cdot \text{v}_{dc,i}
\]

where ^ denotes the perturbed values, \(\text{SoC}_1, V_{dc,1}\) and \(V_{dc}^*\) show the equilibrium point values, and \(i = 1, 2\).

Meanwhile, neglecting the power losses in the interface converter, it yields that:

\[
p_i = p_{in,i} = v_{in,i} \cdot i_{in,i}
\]

where \(p_i\) is the output power of the interfacing converter (output power of the ESU), \(v_{in,i}\) and \(i_{in,i}\) are the input voltage and current of the interfacing converter (output voltage and current of the ESU), and \(i = 1, 2\).

Considering that SoC varies very slowly, and the output voltage of each ESU almost maintains constant in a large range of SoC, it can be assumed that the output voltage of
where each unit keeps constant. Therefore,
\[ v_{m,i} = V_{n,i} \]  
(8)
where \( v_{m,i} \) is the constant DC output value, and \( i = 1, 2 \).

At the same time, based on the consideration of the SoC estimator of each ESU in (1) and the calculation of the output power of the ESU in (7), it is obtained that
\[ \text{SoC}_i = \frac{1}{C V_{n,i}} \int p_i \, dt \]  
(9)

By perturbing (9) and transferring the results into s domain, it is derived
\[ s \cdot \text{SoC}_i = -\frac{p_i}{(C V_{n,i})} \]  
(10)

Take the first-order low-pass filter into account,
\[ p_{\text{lpf},i} = G_{\text{lpf}} \cdot p_i \]  
(11)
where \( G_{\text{lpf}} \) is shown as
\[ G_{\text{lpf}} = \frac{\omega_s}{s + \omega_k} \]  
(12)
where \( \omega_s \) is the cutting frequency of the filter.

By combining (6), (10) and (11), it yields:
\[ m_0 \cdot p_{\text{lpf},i} = -n \text{SoC}_i^{n-1} (V_{n,i} - V_{\text{load}}) + p_{\text{lpf},i} / (C V_{n,i}) \cdot s G_{\text{lpf}} \cdot V_{\text{dc}_i} \]  
(13)

Then, (13) can be rewritten as
\[ p_{\text{lpf},i} = -\frac{\text{SoC}_i^{n-1} (V_{n,i} - V_{\text{load}})}{m_0 G_{\text{lpf}} \cdot k_{\text{dc}_i}} \cdot V_{\text{dc}_i} \]  
(14)
where
\[ k_{\text{dc}_i} = n \text{SoC}_i^{n-1} (V_{n,i} - V_{\text{load}}) / (C V_{n,i}) \]

Meanwhile, at the point of common coupling (PCC), the power flow follows the relationship:
\[ p_i + p_{\text{load}} = p_{\text{load}} \]  
(15)
where \( p_{\text{load}} \) is the load power at the PCC.

It can be assumed that the power cables in a dc system commonly do not present big voltage drops. This can be demonstrated by the line resistance of the power cable, as shown in Table II [21]. The line resistance of a dc system is determined by the cross-sectional area, materials and structure of the power cable. It is seen from Table II that the line resistance is commonly less than 0.04 \( \Omega \)km. Supposing that the active power of 2 kW flows through a resistive line of 1 km and the voltage rating of system is about 600V, it can be calculated that the voltage drop across the transmission line is less than 0.13 V. However, with the commonly used droop control, the voltage drop caused by the droop function is about 4 \~ 6 V, when the load is approximately 2 kW and the voltage level is around 600V. Compared to the voltage deviation caused by droop control, the voltage drop across the transmission line can be neglected. Hence,
\[ V_{\text{dc}_i} = V_{\text{dc}_2} = V_{\text{dcload}} \]  
(16)
where \( V_{\text{dcload}} \) is the voltage at the PCC.

At the PCC, it is obtained that
\[ p_{\text{load}} = \frac{V_{\text{dcload}}^2}{R_{\text{load}}} \]  
(17)
where \( R_{\text{load}} \) is the load resistance.

Thus, by substituting (17) into (15) and perturbing the obtained expression, with the consideration of (11), it yields
\[ p_{\text{lpf},1} + p_{\text{lpf},2} = \frac{2V_{\text{dc}}}{R_{\text{load}}} V_{\text{dcload}} \]  
(18)

By combining (14) and (18), the characteristic equation of the control system is reached as
\[ A \cdot s^2 + B \cdot s^2 + C \cdot s + D = 0 \]  
(19)
where \( A, B, C \) and \( D \) are
\[ A = \text{SoC}_1^{n} R_{\text{load}} / (m_0 \cdot k_{\text{dc}_1}) \]  
\[ B = \text{SoC}_2^{n} R_{\text{load}} / (m_0 \cdot k_{\text{dc}_2}) \]  
\[ C = \text{SoC}_1^{n} R_{\text{load}} / (m_0 \cdot k_{\text{dc}_1}) + 2V_{\text{dcload}} / (m_0 \cdot k_{\text{dc}_2}) \]  
\[ D = 2V_{\text{dcload}} / (m_0 \cdot k_{\text{dc}_2}) \]

From (19), a stability analysis based on closed-loop poles can be done. By using the parameters shown in Table III, the dominant closed-loop poles with different SoCs and exponents are shown in Fig. 5. The dominant poles with different SoCs are shown with different styles of lines, while the poles with different exponents are shown with different numbers. It is found that in the given condition the closed-loop poles are all located on the left half of the plane, so the stability of the control system can be ensured.

D. Power Sharing Speed Adjustment

As aforementioned, by using the SoC-based droop control method, the energy stored in the ESUs with higher SoC decreases faster than that in the ESUs with lower SoC. Thus, after a dynamic process, the SoC in each of the ESUs is equally shared.

\[ \text{SoC} \text{ decreases} \]  

TABLE II

<table>
<thead>
<tr>
<th>Cross-Sectional Area /mm²</th>
<th>Maximum Resistance of Conductor at 20°C</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Anoiled Copper Conductor</td>
</tr>
<tr>
<td>800</td>
<td>0.0221</td>
</tr>
<tr>
<td>1600</td>
<td>0.0113</td>
</tr>
<tr>
<td>2000</td>
<td>0.0090</td>
</tr>
</tbody>
</table>

Fig. 5. Root locus plot of the SoC-based droop control with different SoCs and exponents.
Because the changing of SoC is much slower than that of the output power, it can be assumed that
\[
p_i / p = p_{ref1} / p_{ref2} = SoC_i / SoC_2
\]  
(21)

Therefore, the load power can be shared according to SoC^n. Considering (9), (15) and (21), it yields

\[
SoC_i = SoC_{i, ref} - \frac{P_{load}}{C_i \omega_i} \int \sum SoC_i^{n-1} dt
\]  
The numeric solutions of (22) can be achieved and the results are shown in Fig. 6. It is seen that with larger exponent n, SoC1 and SoC2 become equal in a shorter time. At t = 1500 s, the differences between SoC1 and SoC2 are 3.24%, 1.86% and 0.34% when the exponent n is selected as 2, 3 and 6, respectively. Meanwhile, the power sharing speed becomes faster as n increases. At t = 1500 s, the differences between p1 and p2 are 118.2 W, 100.3 W and 36.5 W when the exponent n is selected as 2, 3 and 6, respectively.

E. Limitation of the Exponent of SoC

As demonstrated before, the power sharing speed can be regulated by the exponent n of each SoC. In order to learn the upper limit of the exponent, the derivation is obtained as follows.

The initial sharing of the load power is changed by different exponent n. From (15) and (21), the initial output power of each converter can be derived as

\[
p_{i, init} = \frac{SoC_{i, ref}}{\sum SoC_{i, ref}} \cdot P_{load}
\]  
(23)

Due to the limitation of the maximum output power of each interface converter, it is achieved

\[
\frac{SoC_{i, ref}^n}{\sum SoC_{i, ref}^n} \leq \frac{P_{max}}{P_{load}}
\]  
(24)

Inequality (24) shows the first limitation of the exponent n. If n is larger than its upper limit, the initial output power of the interface converter will exceed its maximum power rating. The relationship between the initial output power and the exponent n is shown in Fig. 7, where the output power of each converter can not reach the unsafe region.

Meanwhile, except for the consideration of the maximum power rating of the converter, the maximum dc voltage deviation involved by droop control should be taken into account as another restriction for the upper limit of the exponent n. Take Converter #1 as an example. It can be derived from (5) that the deviation of DC bus voltage is shown as

\[
\Delta V_{dc, i} = \frac{m_0}{\text{SoC}_1} \cdot P_{pfi}
\]  
(25)

where the DC voltage deviation \( \Delta V_{dc, i} \) should not exceed its maximum acceptable value.

Considering the proportional load power sharing in (21) and the relationship in (15) and (17), it yields

\[
\Delta V_{dc, i} = \frac{m_0}{\text{SoC}_1} \cdot \frac{(v_i - \Delta V_{dc, i})^2}{R_{load}}
\]  
(26)
where the other solution of (26) is rejected since $k_1, 2$, it is achieved from (32) that with larger exponent $n$, solving the quadratic equation (26), as shown as (34), larger than 1 here. Thus, by solving the differential equation (34),

$$\frac{1}{1-n}(SoC_{i-1}^{\text{max}} - SoC_{i}^{\text{max}}) = \frac{1}{1-n}(SoC_{i-1}^{\text{min}} - SoC_{i}^{\text{min}})$$ (35)

Then, it yields that

$$\frac{SoC_{1}^{\text{max}} - SoC_{2}^{\text{max}}}{SoC_{1}^{\text{min}} - SoC_{2}^{\text{min}}} \geq 1 + \epsilon$$ (36)

When $SoC_{1}^{\text{max}} < SoC_{2}^{\text{max}}$, it is derived that $(SoC_{1}^{\text{min}} - SoC_{2}^{\text{min}})/T \geq 1 - \epsilon$. Here, $\epsilon$ is the variable presenting the SoC balancing accuracy and $T$ is the preset time duration. The acceptable accuracy should be achieved within the time duration $T$. It should be noticed that $(SoC_{1}^{\text{max}} - SoC_{2}^{\text{max}})/T \geq 1$ and $1 - n < 0$. Therefore, by using (36), it can be concluded that

$$1 + \frac{SoC_{1}^{\text{max}} - SoC_{2}^{\text{max}}}{(SoC_{1}^{\text{min}} - SoC_{2}^{\text{min}})} \geq (1 + \epsilon)^n$$ (37)

By solving the transcendental equation (37), the minimum value of $n$ can be determined.

When $SoC_{1}^{\text{max}} < SoC_{2}^{\text{max}}$, it is derived that $(SoC_{1}^{\text{min}} - SoC_{2}^{\text{min}})/T < 1$ and $1 - n < 0$. Therefore, also by using (36), it yields

$$1 + \frac{SoC_{1}^{\text{max}} - SoC_{2}^{\text{max}}}{(SoC_{1}^{\text{min}} - SoC_{2}^{\text{min}})} \leq (1 + \epsilon)^n$$ (38)

By solving the transcendental equation (38), the minimum value of $n$ can be determined.

A case study is provided here as an example of determining the limitation of the exponent $n$. If setting $T = 1500$ s, $\epsilon = 1\%$, the numeric solution of the above equations can be obtained and the lower limit of $n$ is derived as 6. Considering the power rating of each converter, the upper limit of $n$ is determined as 14 and considering the maximum deviation of DC voltage, the upper limit of $n$ is 8. As a result, the exponent $n$ should be selected within the range of $6 \leq n \leq 8$.

For the above SoC-based adaptive droop control method, it should be noticed that the SoC of each ESU cannot be lower than its minimum value. When the SoC of ESU reaches its minimum value SoCmin, the ESU should be cut off and wait for the next charging process.

### III. SIMULATION STUDY

Simulations based on Matlab/Simulink are performed to evaluate the performance of the SoC-based droop control method. The parameters of the system are listed in Table III. Here, the ESU model employed is shown in Section II (B).

#### Case I: Performance of the Proposed Method with Different Exponents

When the exponent $n$ equals to 2, the waveforms of SoC and output power in each converter are shown in Fig. 9 (a) and (b), respectively. The initial values of SoC1 and SoC2 are 90% and 80%, respectively. During the operation, ESU #1 with larger SoC delivers more power than ESU #2 with lower SoC. As a result, SoC1 and SoC2 trend to balance, thus equalizing the output power of each converter. Similar results are obtained when $n$ equals to 6, as shown in Fig. 10.
The same length of time duration is selected when capturing the figures. When \( n = 2 \), the difference between \( \text{SoC}_1 \) and \( \text{SoC}_2 \) changes from 10% to 1.9% and the difference between \( p_1 \) and \( p_2 \) changes from 214.3 W to 50.9 W. When \( n = 6 \), the difference between \( \text{SoC}_1 \) and \( \text{SoC}_2 \) changes from 10% to almost 0 and the difference between \( p_1 \) and \( p_2 \) changes from 612.0 W to almost 0. By comparing Fig. 9 and Fig. 10, it can be found that with larger exponent \( n \), the faster dynamic process of power sharing equalization is achieved. This is in accordance with the theoretical analysis.

**Case II: Performance of the Proposed Method with Various Initial SoC Differences**

In the above test in Case I, the difference between the initial SoCs is set to 10%. In order to test the performance of the proposed method, the scenarios with other initial differences are tested. Here, the initial SoC of ESU \#1 is fixed to 90%, while the initial SoC of ESU \#2 varies from 40% to 80%. With the proposed SoC-based droop control method, the waveforms of \( \text{SoC}_1 - \text{SoC}_2 \) and \( p_1 - p_2 \) are shown in Fig. 11. It is seen that the differences of SoC and output power gradually become zero. Hence, with various initial differences the proposed method is still valid.

**Case III: Performance of the Proposed Method with the Consideration of the Error in the SoC Estimation**

The influence of the ampere-hour perturbation is tested by considering the error in the estimated SoC. As shown in Fig. 12, when the random error is involved, the ratio of \( \left( \frac{\text{SoC}_1}{\text{SoC}_2} \right)^n \) is influenced. However, the ratio of SoC still gradually becomes 1 and the output power equalization is also achieved, so the viability of the proposed method can be shown.

**Case IV: Performance of the Proposed Method with Load Peaks**

The dynamic performance of the SoC-based droop control method with 60 s and 30 s load peaks are shown in Fig. 13. Take the results of 60 s load peak as an example. At the beginning of the power sharing process, the initial difference of the SoC is 10%. Then, at \( t = 40 \) s, the difference reduces to 4.45% with the proposed method. At that moment, the load peak occurs and the SoC decreases with a larger slope. At \( t = 100 \) s, the SoC reduces to 0.47%. From that moment, the load peak ends and in the following process, the SoC decreases with a smaller slope and the gradually becomes equal. The corresponding process is shown in the waveform of the output power. The difference of the output power changes as follows: 199.5 W – 118.5 W – 25.4 W – 5.7 W.

**Case V: Performance of the Proposed Method with Bus Failures**

The ride-through capability of the proposed method is tested by considering the bus failure. As shown in Fig. 14, a DESS with three ESUs is taken into account. At \( t = 20 \) s and 60 s, the local bus \#3 and \#2 are cut off in sequence due to the bus failures. It is seen that at any time the load power can be properly shared among the remaining active ESUs by using SoC-based droop control method.
Fig. 11. Waveforms of the SoC difference and output power difference. (a) Waveforms of SoC\textsubscript{1} - SoC\textsubscript{2}. (b) Waveforms of p\textsubscript{1} - p\textsubscript{2}.

Fig. 12. SoC and power sharing waveforms for the SoC-based droop control considering the random error in the estimated SoC. (a) Waveforms of \((\text{SoC}\textsubscript{1}/\text{SoC}\textsubscript{2})\). (b) Waveforms of output power of each converter.

Fig. 13. SoC and power sharing waveforms for the SoC-based droop control with load peaks. (a) Waveforms of SoC\textsubscript{1} and SoC\textsubscript{2} with 60 s load peaks. (b) Waveforms of output power of each converter with 60 s load peaks. (c) Waveforms of SoC\textsubscript{1} and SoC\textsubscript{2} with 30 s load peaks. (d) Waveforms of output power of each converter with 30 s load peaks.

Fig. 14. SoC and power sharing waveforms for the SoC-based droop control considering bus failures. (a) Waveforms of SoC of each converter. (b) Waveforms of output power of each converter.

IV. EXPERIMENTAL VALIDATION

In this paper, the SoC balancing is achieved by using improved droop control method. Therefore, the paper aims at the power sharing between the droop-controlled PCSs. The H-bridge boost converter with PWM method is employed in this paper and the experimental setup is composed of two parallel converters. Meanwhile, limited to the existing test-bed condition, the ESU is modeled by using real-time simulation. More particularly, the prototype consists of two parts. One part is the 2×2.2 kW parallel...
converters (real hardware) and the other part is the models of the ESUs as shown in Section II (B) (real-time simulation in dSPACE 1103). The input power for each converter is measured in the real hardware converter system and transferred to the real-time model of the ESU. Then, the key variables, like SoC, are estimated in the real-time model and transferred to the control diagram for calculating the droop coefficients. The configuration of the experimental setup is shown in Fig. 15 and the photo of the prototype is shown in Fig. 16. In order to evaluate the efficiency of the basic interfacing circuit of H-bridge boost converter, the commonly used loss modeling method is employed [22] and the converter efficiency is shown in Fig. 17.

Similar as that in the simulations, the SoCs and the output power waveforms are shown for \( n = 2, 3 \) and \( 6 \), as shown in Fig. 18, Fig. 19 and Fig. 20. The same length of time duration is selected when capturing the figures. When \( n = 2 \), the difference between \( \text{SoC}_1 \) and \( \text{SoC}_2 \) changes from 10% to 1.4% and the difference between \( p_1 \) and \( p_2 \) changes from 216.7 W to 45.0 W. When \( n = 3 \), the difference between \( \text{SoC}_1 \) and \( \text{SoC}_2 \) changes from 10% to 0.95% and the difference between \( p_1 \) and \( p_2 \) changes from 311.7 W to 16.7 W. When \( n = 6 \), the difference between \( \text{SoC}_1 \) and \( \text{SoC}_2 \) changes from 10% to almost 0 and the difference between \( p_1 \) and \( p_2 \) changes from 610.0 W to almost 0. Here, when \( n = 6 \), the accurate power sharing can be reached within the time duration, and the initial output power of each converter is guaranteed to be lower than the maximum power rating.

It is seen from the experimental results that:

1) With the proposed method, the SoCs in different ESUs are gradually balanced. Meanwhile, the output power is equalized.

2) Comparing the results in Fig. 18, Fig. 19 and Fig. 20, with high exponent \( n \), the SoC balancing and load power equalization speed is higher.

V. CONCLUSION

In order to reach dynamic SoC balancing and power sharing of distributed energy storage systems in DC micro-grids, an SoC-based adaptive droop control method is proposed in this paper. Particularly, the droop coefficient is inversely proportional to the \( n \)th order of SoC. By using this control method, the ESU with higher SoC delivers more power, while the one with lower SoC delivers less power. The difference between the SoCs becomes smaller, and the output power of the converters gradually becomes equal. Meanwhile, the power sharing speed is adjusted by changing the exponent \( n \) of SoC. The small signal model of the control system is derived and the system stability is guaranteed by the root locus analysis. The limit of the exponent is determined with respect to the power rating of each converter, the maximum value of DC voltage deviation and the load power sharing accuracy. The proposed approach is used for balancing the SoCs of distributed ESUs and the operation does not require communications among the units. Hence, the method is suitable for the micro-grid applications.

Furthermore, the proposed method in this paper can be extended to AC micro-grids with inductive line impedances. The SoC-based approach can be employed in the \( P - f \) droop control in order to reach a proper active power sharing.

![Fig. 15. Configuration of the experimental setup.](image-url)
Fig. 16. Photo of the prototype.

Fig. 17. Efficiency evaluation of the commonly used interfacing circuit – H-bridge boost converter.

Fig. 18. SoC and power sharing waveforms by the SoC-based droop control when \( n = 2 \).
(a) Waveforms of \( \text{SoC}_1 \) and \( \text{SoC}_2 \). (b) Waveforms of output power of each converter.

Fig. 19. SoC and power sharing waveforms by the SoC-based droop control when \( n = 3 \).
(a) Waveforms of \( \text{SoC}_1 \) and \( \text{SoC}_2 \). (b) Waveforms of output power of each converter.

Fig. 20. SoC and power sharing waveforms by the SoC-based droop control when \( n = 6 \).
(a) Waveforms of \( \text{SoC}_1 \) and \( \text{SoC}_2 \). (b) Waveforms of output power of each converter.
REFERENCES


Xiaoman Lu (S’11) was born in Tianjin, China, 1985. He received the B. E. and Ph. D. degree in electrical engineering from Tsinghua University, Beijing, China, in 2008 and 2013, respectively. From Sep. 2010 to Aug. 2011 he was a guest Ph. D. student at Department of Energy Technology, Aalborg University, Denmark. His research interests are control of power electronics interfacing converters for renewable generation systems and microgrids, multilevel converters, and matrix converters.

Kai Sun (M’12) was born in Beijing, China, 1977. He received the B.E., M.E., and Ph.D. degrees in electrical engineering all from Tsinghua University, Beijing, China, in 2000, 2002, and 2006, respectively. In 2006, he joined the faculty of Tsinghua University as a Lecturer of Electrical Engineering, where he is currently an Associate Professor. From Sep. 2009 to Aug. 2010 he was a Visiting Scholar at Department of Energy Technology, Aalborg University, Denmark. He has authored more than 80 technical papers, including 9 international journal papers. His main research interests are power converters for renewable generation systems and AC motor drives. Dr. Sun received the Delta Young Scholar Award in 2013.
Josep M. Guerrero (S’01-M’04-SM’08) received the B.S. degree in telecommunications engineering, the M.S. degree in electronics engineering, and the Ph.D. degree in power electronics from the Technical University of Catalonia, Barcelona, in 1997, 2000 and 2003, respectively. He was an Associate Professor with the Department of Automatic Control Systems and Computer Engineering, Technical University of Catalonia, teaching courses on digital signal processing, field-programmable gate arrays, microprocessors, and control of renewable energy. In 2004, he was responsible for the Renewable Energy Laboratory, Escola Industrial de Barcelona. Since 2011, he has been a Full Professor with the Department of Energy Technology, Aalborg University, Aalborg East, Denmark, where he is responsible for the microgrid research program. From 2012 he is also a guest Professor at the Chinese Academy of Science and the Nanjing University of Aeronautics and Astronautics. His research interests are oriented to different microgrid aspects, including power electronics, distributed energy-storage systems, hierarchical and cooperative control, energy management systems, and optimization of microgrids and islanded microgrids. Prof. Guerrero is an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS, the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, and the IEEE Industrial Electronics Magazine, and an Editor for the IEEE TRANSACTIONS on SMART GRID. He has been Guest Editor of the IEEE TRANSACTIONS ON POWER ELECTRONICS Special Issues: Power Electronics for Wind Energy Conversion and Power Electronics for Microgrids; the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS Special Sections: Uninterruptible Power Supplies systems, Renewable Energy Systems, Distributed Generation and Microgrids, and Industrial Applications and Implementation Issues of the Kalman Filter, and the IEEE TRANSACTIONS on SMART GRID Special Issue on Smart DC Distribution Systems. He was the chair of the Renewable Energy Systems Technical Committee of the IEEE Industrial Electronics Society.

Juan C. Vasquez (M’12) received the B.S. degree in Electronics Engineering from Autonoma University of Manizales, Colombia in 2004 where he has been teaching courses on digital circuits, servo systems and flexible manufacturing systems. In 2009, He received his Ph.D. degree from the Technical University of Catalonia, Barcelona, Spain in 2009 at the Department of Automatic Control Systems and Computer Engineering, from Technical University of Catalonia, Barcelona (Spain), where he worked as Post-doc Assistant and also teaching courses based on renewable energy systems. Currently, he is an Assistant Professor at Aalborg University in Denmark. His research interests include modeling, simulation, networked control systems and optimization for power management systems applied to Distributed Generation in AC/DC Microgrids.

Lipei Huang was born in Jiangsu, China, 1946. He received the B.E. and M.E. degrees in electrical engineering from Tsinghua University, Beijing, China, in 1970 and 1982, respectively, and the Ph.D. degree from Meiji University, Tokyo, Japan, in 1996. In 1970, he joined the Department of Electrical Engineering, Tsinghua University. Since 1994, he has been a Professor in the Department of Electrical Engineering, Tsinghua University. In 1987, he was a Visiting Scholar of Electrical Engineering at the Tokyo Institute of Technology, for three months, and at Meiji University, Kawasaki, Japan, for nine months. He joined the research projects of K. Matsuse Laboratory, Department of Electrical Engineering, Meiji University, Kawasaki, Japan, as a Visiting Professor in 1993. He has authored more than 100 technical papers and holds 7 patents. His research interests are in power electronics and adjustable-speed drives. Prof. Huang received the Education Awards from the China Education Commission and Beijing People’s Government in 1997. From 2001 to 2003 he was a Delta Scholar.