

PLL with MAF-Based Prefiltering Stage

Small-Signal Modeling and Performance Enhancement

Golestan, Saeed; Guerrero, Josep M.; Vidal, Ana; Yepes, Alejandro G.; Doval-Gandoy, Jesus

Published in:

I E E E Transactions on Power Electronics

DOI (link to publication from Publisher):

[10.1109/TPEL.2015.2508882](https://doi.org/10.1109/TPEL.2015.2508882)

Publication date:

2016

[Link to publication from Aalborg University](#)

Citation for published version (APA):

Golestan, S., Guerrero, J. M., Vidal, A., Yepes, A. G., & Doval-Gandoy, J. (2016). PLL with MAF-Based Prefiltering Stage: Small-Signal Modeling and Performance Enhancement. *I E E E Transactions on Power Electronics*, 31(6), 4013 - 4019 . <https://doi.org/10.1109/TPEL.2015.2508882>

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal -

Take down policy

If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.

PLL with MAF-Based Prefiltering Stage: Small-Signal Modeling and Performance Enhancement

Saeed Golestan, *Senior Member, IEEE*, Josep M. Guerrero, *Fellow, IEEE*, Ana Vidal, *Member, IEEE*, Alejandro G. Yepes, *Member, IEEE*, and Jesus Doval-Gandoy, *Member, IEEE*

Abstract—In three-phase applications, the synchronous-reference frame phase-locked loop (SRF-PLL) is a standard PLL, which benefits from a simple structure and satisfactory performance under symmetrical and undistorted grid conditions. Under unbalanced and harmonically distorted conditions, however, it suffers from a very poor performance in the detection of grid voltage parameters. To deal with this challenge, incorporating different filters inside its control loop or before its input has been proposed. Recently, using the moving average filter (MAF) as the SRF-PLL prefiltering stage has been suggested in several works. The MAF is a linear-phase filter that can behave like an ideal low-pass filter under certain conditions. The main aim of this letter is to derive the small-signal model of the SRF-PLL with MAF-based prefiltering stage (briefly called the PMAF-PLL), which has not been presented before. This model enables the designer to simply analyze the stability condition and dynamic behavior of the PMAF-PLL. After developing the model, a simple modification to enhance the PMAF-PLL performance under frequency varying environments is presented. Finally, the equivalence of PMAF-PLL and the space-vector Fourier Transform based PLL (SVFT-PLL), which is a well-known PLL in three-phase applications, is proved. This equivalence implies that the small-signal model of the PMAF-PLL and the method presented to enhance its performance are valid for the SVFT-PLL.

Index Terms—Moving average filter (MAF), phase-locked loop (PLL), synchronization.

I. INTRODUCTION

Besides the problem of grid voltage imbalance, which may be due to asymmetrical voltage sags, single-phase loading and grid impedance imbalance, the synchronization of grid-connected power electronics based equipment is facing more serious challenges: presence of dc offset and large harmonic components in the grid voltage; while the former may be caused by grid faults, A/D conversion, measurement devices, etc. [1], the latter is commonly due to the proliferation of power electronics based nonlinear loads [2]. To deal with these




Fig. 1. Schematic diagram of the SRF-PLL.

challenges, many advanced synchronization techniques have been developed in recent years. Most of these techniques are based on phase-locked loops (PLLs) [3].

Fig. 1 shows the schematic diagram of the standard synchronous-reference frame PLL (SRF-PLL), which is a standard PLL in three-phase applications. In the SRF-PLL, the three-phase voltages are transformed into the dq reference frame by applying the Clarke's transformation and then the Park's transformation. The signal v_q (or v_d , depending on the Park's transformation), which contains the phase error information, is then fed to a proportional-integral (PI) controller to ensure a zero average phase error under both phase-angle jumps and frequency drifts. The SRF-PLL has a limited disturbance (dc offset, harmonic, and imbalance) rejection capability. To deal with this issue, including additional filter(s) either inside the SRF-PLL control loop or before its input has been proposed. The conventional infinite impulse response low-pass filters [4], the moving average filter (MAF) [5]–[7], the notch filter [8], the dq -frame delayed signal cancellation operator [9]–[11] and the repetitive regulator [12] are well-known in-loop filtering techniques, and the complex coefficient filters [13], [14], the recursive discrete Fourier transform [15], the $\alpha\beta$ -frame delayed signal cancellation operator [10]–[11], [16]–[17], and the dual second-order generalized integrators [18] are popular prefiltering techniques.


Recently, using the MAF as the SRF-PLL prefiltering stage has been proposed in several works [19]–[21]. The schematic diagram of the SRF-PLL with MAF-based prefiltering stage (hereafter, briefly called the PMAF-PLL) can be observed in Fig. 2. In the PMAF-PLL, the SRF-PLL and MAF-based prefiltering stage are both working in the synchronous-reference frame, but with different rotating angles. This rotating angle difference has made the small-signal modeling and, consequently, the stability and dynamic behavior analysis of the

This work was supported in part by the Research Programme on Microgrids, Department of Energy Technology, Aalborg university, and in part by the Spanish Ministry of Science and Innovation and by the European Commission, European Regional Development Fund (ERDF) under project DPI2012-31283.

Copyright © 2015 IEEE. Personal use of this material is permitted. However, permission to use this material for any other purposes must be obtained from the IEEE by sending a request to pubs-permissions@ieee.org.

S. Golestan, and J. M. Guerrero are with the Department of Energy Technology, Aalborg University, Aalborg DK-9220, Denmark (e-mail: s.golestan@ieee.org; joz@et.aau.dk).

A. Vidal, A. G. Yepes, and J. Doval-Gandoy are with the Department of Electronics Technology, University of Vigo, Vigo 36310, Spain (e-mail: anavidal@uvigo.es; agyepes@uvigo.es; jdoval@uvigo.es).


 Fig. 4. Small-signal model of the PMAF-PLL in the s -domain.

voltages (7) gives the MAFs input signals as

$$\begin{aligned} v_d(k) &= V_1^+ \cos(\overbrace{\theta_1^+(k) - \theta_n(k)}^{\Delta\theta_1^+(k)}) \\ v_q(k) &= V_1^+ \sin(\theta_1^+(k) - \theta_n(k)). \end{aligned} \quad (8)$$

Considering the discrete time definition of the MAF, i.e., (2), the MAF output signals can be expressed as

$$\begin{aligned} \bar{v}_d(k) &= \frac{1}{N} \sum_{n=0}^{N-1} v_d(k-n) = \frac{V_1^+}{N} \sum_{n=0}^{N-1} \cos(\Delta\theta_1^+(k-n)) \\ \bar{v}_q(k) &= \frac{1}{N} \sum_{n=0}^{N-1} v_q(k-n) = \frac{V_1^+}{N} \sum_{n=0}^{N-1} \sin(\Delta\theta_1^+(k-n)). \end{aligned} \quad (9)$$

Applying the inverse Park's transformation with rotating angle θ_n and subsequently the Park's transformation with rotating angle $\hat{\theta}_1^+$ to the output signals of the MAFs gives

$$\hat{v}_q(k) = \frac{V_1^+}{N} \sum_{n=0}^{N-1} \sin(\Delta\theta_1^+(k-n) - \Delta\hat{\theta}_1^+(k)) \quad (10)$$

where $\Delta\hat{\theta}_1^+ = \hat{\theta}_1^+ - \theta_n$. By approximating the sine functions with their arguments, (10) can be rewritten by

$$\begin{aligned} \hat{v}_q(k) &\approx \frac{V_1^+}{N} \sum_{n=0}^{N-1} (\Delta\theta_1^+(k-n) - \Delta\hat{\theta}_1^+(k)) \\ &= \left[\frac{V_1^+}{N} \sum_{n=0}^{N-1} \Delta\theta_1^+(k-n) \right] - V_1^+ \Delta\hat{\theta}_1^+(k). \end{aligned} \quad (11)$$

Taking the z -transform from both sides of (11) yields

$$\hat{v}_q(z) \approx V_1^+ \left(G_{MAF}(z) \Delta\theta_1^+(z) - \Delta\hat{\theta}_1^+(z) \right) \quad (12)$$

which corresponds in the s -domain to

$$\hat{v}_q(s) \approx V_1^+ \left(G_{MAF}(s) \Delta\theta_1^+(s) - \Delta\hat{\theta}_1^+(s) \right). \quad (13)$$

Using (13) and Fig. 2, the small-signal model of the PMAF-PLL in the s -domain can be obtained as shown in Fig. 4. Notice that the grid voltage amplitude V_1^+ does not appear in the model because there is an amplitude normalization right before the PI controller.

To evaluate the accuracy of the derived model, the actual PMAF-PLL and its model are simulated in the Matlab/Simulink environment and their results under a phase-angle jump and a frequency step change are obtained and compared to each other. For both the PMAF-PLL and the small-signal model, the control parameters are considered to be $k_p = 400$, $k_i = 40000$, $T_w = 0.02$ s, $T_s = 1e-4$ s, and $V_1^+ = 1$ pu. Fig. 5 illustrates the obtained results. It can be observed that




Fig. 5. Accuracy assessment of the PMAF-PLL small-signal model. Parameters: $k_p = 400$, $k_i = 40000$, $T_w = 0.02$ s, $T_s = 1e-4$ s, $V_1^+ = 1$ pu, and $\omega_{nf} = 2\pi 50$ rad/s. Before the frequency step change, the grid frequency is at its nominal value, i.e., 50 Hz.

the derived model perfectly predicts the PMAF-PLL dynamic behavior.

IV. PERFORMANCE ENHANCEMENT UNDER FREQUENCY-VARYING GRID CONDITION

As Fig. 5 shows, the PMAF-PLL suffers from a phase offset error in the presence of frequency drifts. The reason is that, under off-nominal frequencies, the fundamental component of the grid voltage appears as a component of the frequency $\Delta\omega_g = \omega_g - \omega_{nf}$ in the MAF input, where ω_g is the actual grid frequency and ω_{nf} is the nominal value of the grid frequency. This component experiences a phase-shift equal to

$$\angle G_{MAF}(z = e^{j\Delta\omega_g T_s}) = - \underbrace{0.5(T_w - T_s)}_{k_\varphi} \Delta\omega_g \quad (14)$$

when passing through the MAF. As a result, the phase of the fundamental component extracted by the PMAF-PLL prefiltering stage will be $\theta_1^+ - k_\varphi \Delta\omega_g$ in the steady state. Neglecting the nonlinearity caused by the SRF-PLL phase detector and amplitude normalization stage, the input signal of the PI controller can be well approximated by $(\theta_1^+ - k_\varphi \Delta\omega_g) - \hat{\theta}_1^+$, which is the difference of the phase-angle of the SRF-PLL input signal and the rotating angle of its Park's transformation. This phase difference converges to zero in the steady state thanks to the action of the PI controller. As a result, the phase estimated by the SRF-PLL in the steady state will be $\hat{\theta}_1^+ = \theta_1^+ - k_\varphi \Delta\omega_g$, which means the PMAF-PLL suffers from a phase offset error equal to $k_\varphi \Delta\omega_g$. The same conclusion can be drawn using the derived small-signal model.

To deal with this problem, it is suggested in [19]-[21] to incorporate a secondary frequency detector in the prefiltering stage of the PMAF-PLL and use the frequency estimated by it to make the prefiltering stage frequency adaptive. This approach, however, increases the implementation complexity. In what follows, a more straightforward yet effective solution is presented.

The suggested approach in this letter is changing the rotating angle of the Park's transformation of the SRF-PLL to $\hat{\theta}_1^+ - k_\varphi \Delta\omega_g$, as highlighted in Fig. 6. This modification changes the PI controller input signal (which, as mentioned before, can




Fig. 10. Schematic of (a) the MAF-PLL and (b) the QT1-PLL.

 TABLE I
CONTROL PARAMETERS

	Enhanced PMAF-PLL	Standard MAF-PLL	QT1-PLL
Proportional gain, k_p	804	41.42	49.8
Integral gain, k_i	40426	710.68	—
MAF window length, T_w	0.02 s	0.02 s	0.02 s





Fig. 11. (a) Simulation and (b) experimental results under the test case 1.

Notice that the SVFT and discrete Fourier Transform (DFT) have the same z -transforms, because the SVFT corresponds to the application of the DFT to a complex signal.

In the space-vector notation, the input-output relation of the MAF-based prefiling stage in Fig. 2 can be described as

$$\vec{v}_{\alpha\beta,1}^+(t) = e^{j\theta_{nf}} [G_{MAF}(t) * (e^{-j\theta_{nf}} v_{\alpha\beta}(t))] \quad (19)$$

where $\vec{v}_{\alpha\beta,1}^+(t) = \hat{v}_{\alpha,1}^+(t) + j\hat{v}_{\beta,1}^+(t)$, $\vec{v}_{\alpha\beta}(t) = v_{\alpha}(t) + jv_{\beta}(t)$, and $*$ denotes the convolution product. Taking the Laplace transform of both sides of (19) yields

$$\frac{\vec{v}_{\alpha\beta,1}^+(s)}{v_{\alpha\beta}(s)} = G_{MAF}(s - j\omega_{nf}) \quad (20)$$

which corresponds in the z -domain to

$$\frac{\vec{v}_{\alpha\beta,1}^+(z)}{v_{\alpha\beta}(z)} = G_{MAF}(ze^{-j\omega_{nf}T_s}) = \frac{1}{N} \sum_{n=0}^{N-1} e^{j\frac{2\pi n}{N}} z^{-n}. \quad (21)$$

It can be observed that (18) and (21) are identical, which proves the equivalence of SVFT and MAF-based prefiling

stages. Thanks to this equivalence, it can be concluded that the PMAF-PLL and SVFT-PLL are mathematically equivalent, and therefore, the same small-signal model and properties as those of the PMAF-PLL can be considered for the SVFT-PLL.

VII. SIMULATION AND EXPERIMENTAL RESULTS

In this section, the performance of the enhanced PMAF-PLL is evaluated using simulation and experimental studies. In obtaining all results, the sampling frequency is fixed at 10 kHz. To provide a base for comparison, the standard MAF-PLL [5] and the quasi-type-1 PLL (QT1-PLL) [26] are also implemented and their results are compared with those of the enhanced PMAF-PLL. The schematic of these two PLLs can be observed in Fig. 10. Designing the control parameters of the standard MAF-PLL is carried out using the symmetrical optimum method, as explained in [5]. For the case of the QT1-PLL, the parameter design procedure is more straightforward as the PI controller is replaced with a simple gain. This gain is selected so that the minimum 2% settling time in response to




Fig. 12. (a) Simulation and (b) experimental results under the test case 2.




Fig. 13. (a) Simulation and (b) experimental results under the test case 3.

phase angle jumps is achieved. Table I summarizes the control parameters of all PLLs under analysis.

The following three test cases are designed.

- 1) Test case 1: The grid voltage experiences a phase-angle jump of $+20^\circ$. The grid frequency is at its nominal value during this test.
- 2) Test case 2: The grid frequency undergoes a -3 Hz step change.
- 3) Test case 3: All three phases of the grid voltage are

clamped at 0.7 pu. The total harmonic distortion of the grid voltage is 13.76%. During this test, the grid frequency is fixed at 47 Hz to take into account the effect of grid frequency variation on the filtering capability of the PLLs.

Figs. 11 and 12 show the simulation and experimental results under the test cases 1 and 2, respectively. It can be observed that the enhanced PMAF-PLL has the fastest dynamic response among all PLLs.

Fig. 13 evaluates the PLLs performance under the test case 3. The standard MAF-PLL, as shown, has the highest filtering capability, and the enhanced PMAF-PLL has the second best performance in this test.

VIII. CONCLUSION

In this letter, the small-signal modeling of the SRF-PLL with MAF-based prefiltering stage (briefly called, the PMAF-PLL) was presented. This model significantly simplifies the stability analysis and dynamic performance studies. A simple yet effective method to compensate for the phase and amplitude errors of the PMAF-PLL in the presence of frequency drifts was then proposed and its effectiveness was confirmed through a performance comparison with the state-of-the-art PLLs. The equivalence of the PMAF-PLL and SVFT-PLL was also proved, which implies that the small-signal model of the PMAF-PLL and the method presented to enhance its performance are also valid for the SVFT-PLL.

REFERENCES

- [1] S. Golestan, J. M. Guerrero, "Five approaches to deal with problem of DC offset in Phase-Locked Loop algorithms: design considerations and performance evaluations," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 948-961, Jan. 2016.
- [2] J. M. Maza-Ortega, J. A. Rosendo-Macias, A. Gomez-Exposito, S. Ceballos-Mannozi, and M. Barragan-Villarejo, "Reference current computation for active power filters by running DFT techniques," *IEEE Trans. Power Del.*, vol. 25, no. 3, pp. 446-456, Jul. 2010.
- [3] M. Liserre, T. Sauter, and J. Y. Hung, "Future energy systems: Integrating renewable energy sources into the smart power grid through industrial electronics," *IEEE Ind. Electron. Mag.*, vol. 4, no. 1, pp. 18-37, Mar. 2010.
- [4] S. Golestan, F. D. Freijedo, and J. M. Guerrero, "A systematic approach to design high-order phase-locked loops," *IEEE Trans. Power Electron.*, vol. 30, no. 6, pp. 2885-2890, Jun. 2015.
- [5] S. Golestan, M. Ramezani, J. M. Guerrero, F. D. Freijedo, and M. Monfared, "Moving average filter based phase-locked loops: performance analysis and design guidelines," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2750-2763, Jun. 2014.
- [6] M. Karimi-Ghartemani, S. A. Khajehodini, P. K. Jain, and A. Bakhshai, "Derivation and design of in-loop filters in phase-locked loop systems," *IEEE Trans. Instrum. Meas.*, vol. 61, no. 4, pp. 930-940, Apr. 2012.
- [7] I. Carugati, S. Maestri, P. G. Donato, D. Carrica, and M. Benedetti, "Variable sampling period filter PLL for distorted three-phase systems," *IEEE Trans. Power Electron.*, vol. 27, no. 1, pp. 321-330, Jan. 2012.
- [8] F. G. Espin, E. Figueres, and G. Garcera, "An adaptive synchronous reference-frame phase-locked loop for power quality improvement in a polluted utility grid," *IEEE Trans. Ind. Electron.*, vol. 59, no. 6, pp. 2718-2731, Jun. 2012.
- [9] S. Golestan, M. Ramezani, J. M. Guerrero, and M. Monfared, "dq-frame cascaded delayed signal cancellation-based PLL: Analysis, design, and comparison with moving average filter-based PLL," *IEEE Trans. Power Electron.*, vol. 30, no. 3, pp. 1618-1632, Mar. 2015.
- [10] Y. F. Wang, and Y. Li, "Grid synchronization PLL based on cascaded delayed signal cancellation," *IEEE Trans. Power Electron.*, vol. 26, no. 7, pp. 1987-1997, Jul. 2011.
- [11] Y. F. Wang, and Y. W. Li, "Analysis and digital implementation of cascaded delayed-signal-cancellation PLL," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1067-1080, Apr. 2011.
- [12] M. Rashed, C. Klumpner, and G. Asher, "Repetitive and resonant control for a single-phase grid-connected hybrid cascaded multilevel converter," *IEEE Trans. Power Electron.*, vol. 28, no. 5, pp. 2224-2234, May 2013.
- [13] X. Guo, W. Wu, and Z. Chen, "Multiple-complex coefficient-filter based phase-locked loop and synchronization technique for three-phase grid-interfaced converters in distributed utility networks," *IEEE Trans. Ind. Electron.*, vol. 58, no. 4, pp. 1194-1204, Apr. 2011.
- [14] W. Li, X. Ruan, C. Bao, D. Pan, and X. Wang, "Grid synchronization systems of three-phase grid-connected power converters: a complex-vector-filter perspective," *IEEE Trans. Ind. Electron.*, vol. 61, no. 4, pp. 1855-1870, Apr. 2014.
- [15] S. Chandrasekaran and R. Kanagaraj, "Adaptive sampling period adjusted sliding DFT for synchronous reference frame PLL," in *Proc. IEEE International Conf. Power Electronics, Drives and Energy Systems (PEDES)*, 2014, pp. 1-4.
- [16] F. A. S. Neves, M. C. Cavalcanti, H. E. P. de Souza, F. Bradaschia, E. J. Bueno, and M. Rizo, "A generalized delayed signal cancellation method for detecting fundamental-frequency positive-sequence three-phase signals," *IEEE Trans. Power Del.*, vol. 25, no. 3, pp. 1816-1825, Jul. 2010.
- [17] S. Golestan, F. D. Freijedo, A. Vidal, A. G. Yepes, J. M. Guerrero, and J. Doval-Gandoy, "An efficient implementation of generalized delayed signal cancellation PLL," *IEEE Trans. Power Electron.*, vol. 31, no. 2, pp. 1085-1094, Feb. 2016.
- [18] P. Rodriguez, R. Teodorescu, I. Candela, A. V. Timbus, M. Liserre, and F. Blaabjerg, "New positive-sequence voltage detector for grid synchronization of power converters under faulty grid conditions," in *Proc. IEEE 37th Annu. Power Electron. Spec. Conf. (PESC)*, 2006, pp. 1-7.
- [19] E. Robles, S. Ceballos, J. Pou, J. Martin, J. Zaragoza, and P. Ibanez, "Variable-frequency grid sequence detector based on a quasi-ideal low-pass filter stage and a phase-locked loop," *IEEE Trans. Power Electron.*, vol. 25, no. 10, pp. 2552-2563, Oct. 2010.
- [20] E. Robles, S. Ceballos, J. Pou, J. Zaragoza, and I. Gabiola, "Grid synchronization method based on a quasi-ideal low-pass filter stage and a phase-locked loop," in *Proc. IEEE Power Electron. Spec. Conf.*, Rhodes, Greece, Jun., 2008, pp. 4056-4061.
- [21] M. Mirhosseini, J. Pou, V. G. Agelidis, E. Robles, and S. Ceballos, "A three-phase frequency-adaptive phase-locked loop for independent single-phase operation," *IEEE Trans. Power Electron.*, vol. 29, no. 12, pp. 6255-6259, Dec. 2014.
- [22] F. A. S. Neves, H. E. P. de Souza, F. Bradaschia, M. C. Cavalcanti, M. Rizo, and F. J. Rodriguez, "A space-vector discrete fourier transform for unbalanced and distorted three-phase signals," *IEEE Trans. Ind. Electron.*, vol. 57, no. 8, pp. 2858-2867, Aug. 2010.
- [23] F. A. S. Neves, H. E. P. de Souza, M. C. Cavalcanti, F. Bradaschia, and E. J. Bueno, "Digital filters for fast harmonic sequence component separation of unbalanced and distorted three-phase signals," *IEEE Trans. Ind. Electron.*, vol. 59, no. 10, pp. 3847-3859, Oct. 2012.
- [24] F. D. Freijedo, J. Doval-Gandoy, O. Lopez, and E. Acha, "Tuning of phase-locked loops for power converters under distorted utility conditions," *IEEE Trans. Ind. Appl.*, vol. 45, no. 6, pp. 2039-2047, Nov. 2009.
- [25] M. Karimi-Ghartemani, "Linear and pseudolinear enhanced phase-locked loop (EPLL) structures," *IEEE Trans. Ind. Electron.*, vol. 61, no. 3, pp. 1464-1474, Mar. 2014.
- [26] S. Golestan, F. D. Freijedo, A. Vidal, J. M. Guerrero, and J. Doval Gandoy, "A quasi-type-1 phase-locked loop structure," *IEEE Trans. Power Electron.*, vol. 29, no. 12, pp. 6264-6270, Dec. 2014.