Dynamic Current Sharing Optimization of Asymmetric SiC Power Module

Pawel Piotr Kubulus; Janus Dybdahl Meinert; Szymon Michal Beczkowski; Stig Munk-Nielsen; Asger Bjørn Jørgensen

doi:10.1109/ECCE53617.2023.10361954

Dynamic Current Sharing Optimization of Asymmetric SiC Power Module

Pawel Piotr Kubulus^*, Janus Dybdahl Meinert, Szymon Michal Beczkowski, Stig Munk-Nielsen, Asger Bjørn Jørgensen

^*Kontaktforfatter

Publikation: Bidrag til bog/antologi/rapport/konference proceeding › Konferenceartikel i proceeding › Forskning › peer review

150 Downloads (Pure)

Abstract

The dynamic current imbalance in the power modules with paralleled Silicon Carbide (SiC) MOSFETs appears due to the die parameter variations and layout asymmetry. This can force the derating of a power module and decrease reliability, potentially leading to a thermal runaway. In this work, an optimization scheme, compensating for the layout asymmetry using the individual gate and drive source resistances is presented. The results are verified experimentally in a Double Pulse Test setup.

Originalsprog	Engelsk
Titel	2023 IEEE Energy Conversion Congress and Exposition, ECCE 2023
Antal sider	5
Forlag	IEEE (Institute of Electrical and Electronics Engineers)
Publikationsdato	29 okt. 2023
Sider	5923-5927
Artikelnummer	10361954
ISBN (Elektronisk)	9798350316445
DOI	https://doi.org/10.1109/ECCE53617.2023.10361954
Status	Udgivet - 29 okt. 2023
Begivenhed	2023 IEEE Energy Conversion Congress and Exposition (ECCE) - Nashville, USA Varighed: 29 okt. 2023 → 2 nov. 2023 https://www.ieee-ecce.org/2023/

Konference

Konference	2023 IEEE Energy Conversion Congress and Exposition (ECCE)
Land/Område	USA
By	Nashville
Periode	29/10/2023 → 02/11/2023
Internetadresse	https://www.ieee-ecce.org/2023/

Adgang til dokumentet

10.1109/ECCE53617.2023.10361954

Dynamic_Current_Sharing_Optimization_of_Asymmetric_SiC_Power_ModuleAccepteret manuskript, 2,63 MB

AUB Link

Søg efter materialet i Aalborg Universitetsbiblioteks søgemaskine

Andre filer og links

Link to publication in Scopus

1 Afsluttet
1 Igangværende

CoDE: Center of Digitalized Electronics (CoDE)
Munk-Nielsen, S. (PI (principal investigator)), Jørgensen, A. B. (CoPI), Uhrenfeldt, C. (CoPI), Beczkowski, S. (Projektdeltager), Ahmad, F. (Projektdeltager), Meinert, J. D. (Projektdeltager), Kubulus, P. P. (Projektdeltager), Takahashi, M. (Projektdeltager), Sun, Z. (Projektdeltager), Wang, R. (Projektdeltager), Gao, Y. (Projektdeltager), Zäch, M. R. (Projektdeltager), Meyer, S. (Projektdeltager), Liccardi, S. (Projektdeltager), Kristensen, N. H. (Projektdeltager) & Steffensen, B. (Projektkoordinator)
Poul Due Jensens Fond
01/01/2021 → 31/12/2026
Projekter: Projekt › Forskning
Digital Twin Based Automated Design for Converters Incorporating Wide-Band Gap Devices
Kubulus, P. P. (PI (principal investigator)), Munk-Nielsen, S. (Supervisor) & Jørgensen, A. B. (Supervisor)
01/09/2021 → 31/08/2024
Projekter: Projekt › Ph.d.-projekt

Citationsformater

@inproceedings{565fa6da5b0345ac90eb70fad375bd1b,

title = "Dynamic Current Sharing Optimization of Asymmetric SiC Power Module",

abstract = "The dynamic current imbalance in the power modules with paralleled Silicon Carbide (SiC) MOSFETs appears due to the die parameter variations and layout asymmetry. This can force the derating of a power module and decrease reliability, potentially leading to a thermal runaway. In this work, an optimization scheme, compensating for the layout asymmetry using the individual gate and drive source resistances is presented. The results are verified experimentally in a Double Pulse Test setup.",

keywords = "SiC paralleling, current sharing, gate resistance, optimization",

author = "Kubulus, {Pawel Piotr} and Meinert, {Janus Dybdahl} and Beczkowski, {Szymon Michal} and Stig Munk-Nielsen and J{\o}rgensen, {Asger Bj{\o}rn}",

year = "2023",

month = oct,

day = "29",

doi = "10.1109/ECCE53617.2023.10361954",

language = "English",

pages = "5923--5927",

booktitle = "2023 IEEE Energy Conversion Congress and Exposition, ECCE 2023",

publisher = "IEEE (Institute of Electrical and Electronics Engineers)",

address = "United States",

note = "2023 IEEE Energy Conversion Congress and Exposition (ECCE) ; Conference date: 29-10-2023 Through 02-11-2023",

url = "https://www.ieee-ecce.org/2023/",

}

Kubulus, PP , Meinert, JD , Beczkowski, SM , Munk-Nielsen, S & Jørgensen, AB 2023, Dynamic Current Sharing Optimization of Asymmetric SiC Power Module. i 2023 IEEE Energy Conversion Congress and Exposition, ECCE 2023., 10361954, IEEE (Institute of Electrical and Electronics Engineers), s. 5923-5927, 2023 IEEE Energy Conversion Congress and Exposition (ECCE), Nashville, Tennessee, USA, 29/10/2023. https://doi.org/10.1109/ECCE53617.2023.10361954

Dynamic Current Sharing Optimization of Asymmetric SiC Power Module. / Kubulus, Pawel Piotr ; Meinert, Janus Dybdahl ; Beczkowski, Szymon Michal et al.
2023 IEEE Energy Conversion Congress and Exposition, ECCE 2023. IEEE (Institute of Electrical and Electronics Engineers), 2023. s. 5923-5927 10361954.

Publikation: Bidrag til bog/antologi/rapport/konference proceeding › Konferenceartikel i proceeding › Forskning › peer review

TY - GEN

T1 - Dynamic Current Sharing Optimization of Asymmetric SiC Power Module

AU - Kubulus, Pawel Piotr

AU - Meinert, Janus Dybdahl

AU - Beczkowski, Szymon Michal

AU - Munk-Nielsen, Stig

AU - Jørgensen, Asger Bjørn

PY - 2023/10/29

Y1 - 2023/10/29

N2 - The dynamic current imbalance in the power modules with paralleled Silicon Carbide (SiC) MOSFETs appears due to the die parameter variations and layout asymmetry. This can force the derating of a power module and decrease reliability, potentially leading to a thermal runaway. In this work, an optimization scheme, compensating for the layout asymmetry using the individual gate and drive source resistances is presented. The results are verified experimentally in a Double Pulse Test setup.

AB - The dynamic current imbalance in the power modules with paralleled Silicon Carbide (SiC) MOSFETs appears due to the die parameter variations and layout asymmetry. This can force the derating of a power module and decrease reliability, potentially leading to a thermal runaway. In this work, an optimization scheme, compensating for the layout asymmetry using the individual gate and drive source resistances is presented. The results are verified experimentally in a Double Pulse Test setup.

KW - SiC paralleling

KW - current sharing

KW - gate resistance

KW - optimization

UR - http://www.scopus.com/inward/record.url?scp=85182929738&partnerID=8YFLogxK

U2 - 10.1109/ECCE53617.2023.10361954

DO - 10.1109/ECCE53617.2023.10361954

M3 - Article in proceeding

SP - 5923

EP - 5927

BT - 2023 IEEE Energy Conversion Congress and Exposition, ECCE 2023

PB - IEEE (Institute of Electrical and Electronics Engineers)

T2 - 2023 IEEE Energy Conversion Congress and Exposition (ECCE)

Y2 - 29 October 2023 through 2 November 2023

ER -

Dynamic Current Sharing Optimization of Asymmetric SiC Power Module

Abstract

Konference

Adgang til dokumentet

AUB Link

Andre filer og links

Fingeraftryk

Projekter

CoDE: Center of Digitalized Electronics (CoDE)

Digital Twin Based Automated Design for Converters Incorporating Wide-Band Gap Devices

Citationsformater