Energy-Aware Scheduling of FIR Filter Structures

Publikation: Bog/antologi/afhandling/rapportRapportForskning

Resumé

In this report we initially introduce four different implementation structures which are suitable for the Finite Impulse Response filters applied in the SDR front-end. We derive data flow graphs and precedence graphs for all four structures using the Synchronous Data Flow (SDF) notation. Using power and timing estimations for addition and multiplication (including idling power consumption) when executed on an Altera Cyclone IV FPGA, we model all the structures in UPPAAL and employ model checking to find energy-optimal solutions in linearly priced timed automata. In conclusion we state that there are significant energy-versus-time differences between the four structures when we experiment with varying numbers of adders and multipliers. Similarly, we found that idling power becomes an important parameter when high numbers of functional units are allocated into the target hardware architecture.
OriginalsprogEngelsk
Antal sider18
Rekvirerende organisationEU FP7-ICT
StatusUdgivet - 2015

Bibliografisk note

SENSATION Technical Annex (D4.3)

Emneord

  • Digital FIR Filters, FPGA, Scheduling, Time-versus-Energy trade-off

Citer dette

@book{b9790f2f78a64f4e9bc522c362c1e29e,
title = "Energy-Aware Scheduling of FIR Filter Structures",
abstract = "In this report we initially introduce four different implementation structures which are suitable for the Finite Impulse Response filters applied in the SDR front-end. We derive data flow graphs and precedence graphs for all four structures using the Synchronous Data Flow (SDF) notation. Using power and timing estimations for addition and multiplication (including idling power consumption) when executed on an Altera Cyclone IV FPGA, we model all the structures in UPPAAL and employ model checking to find energy-optimal solutions in linearly priced timed automata. In conclusion we state that there are significant energy-versus-time differences between the four structures when we experiment with varying numbers of adders and multipliers. Similarly, we found that idling power becomes an important parameter when high numbers of functional units are allocated into the target hardware architecture.",
keywords = "Digital FIR Filters, FPGA, Scheduling, Time-versus-Energy trade-off",
author = "Peter Koch and Wognsen, {Erik Ramsgaard}",
note = "Workpackage 1, no. [4.11]",
year = "2015",
language = "English",

}

Energy-Aware Scheduling of FIR Filter Structures. / Koch, Peter; Wognsen, Erik Ramsgaard.

2015. 18 s.

Publikation: Bog/antologi/afhandling/rapportRapportForskning

TY - RPRT

T1 - Energy-Aware Scheduling of FIR Filter Structures

AU - Koch, Peter

AU - Wognsen, Erik Ramsgaard

N1 - Workpackage 1, no. [4.11]

PY - 2015

Y1 - 2015

N2 - In this report we initially introduce four different implementation structures which are suitable for the Finite Impulse Response filters applied in the SDR front-end. We derive data flow graphs and precedence graphs for all four structures using the Synchronous Data Flow (SDF) notation. Using power and timing estimations for addition and multiplication (including idling power consumption) when executed on an Altera Cyclone IV FPGA, we model all the structures in UPPAAL and employ model checking to find energy-optimal solutions in linearly priced timed automata. In conclusion we state that there are significant energy-versus-time differences between the four structures when we experiment with varying numbers of adders and multipliers. Similarly, we found that idling power becomes an important parameter when high numbers of functional units are allocated into the target hardware architecture.

AB - In this report we initially introduce four different implementation structures which are suitable for the Finite Impulse Response filters applied in the SDR front-end. We derive data flow graphs and precedence graphs for all four structures using the Synchronous Data Flow (SDF) notation. Using power and timing estimations for addition and multiplication (including idling power consumption) when executed on an Altera Cyclone IV FPGA, we model all the structures in UPPAAL and employ model checking to find energy-optimal solutions in linearly priced timed automata. In conclusion we state that there are significant energy-versus-time differences between the four structures when we experiment with varying numbers of adders and multipliers. Similarly, we found that idling power becomes an important parameter when high numbers of functional units are allocated into the target hardware architecture.

KW - Digital FIR Filters, FPGA, Scheduling, Time-versus-Energy trade-off

M3 - Report

BT - Energy-Aware Scheduling of FIR Filter Structures

ER -