Modeling and Design Guidelines for P⁺ Guard Rings in Lightly Doped CMOS Substrates

Ming Shen; Jan H. Mikkelsen; Ke  Zhang; Ole Kiel Jensen; Tong Tian; Torben Larsen

doi:10.1109/TED.2013.2275177

Modeling and Design Guidelines for P⁺ Guard Rings in Lightly Doped CMOS Substrates

Ming Shen, Jan H. Mikkelsen, Ke Zhang, Ole Kiel Jensen, Tong Tian, Torben Larsen

Institut for Elektroniske Systemer

Publikation: Bidrag til tidsskrift › Tidsskriftartikel › Forskning › peer review

15 Citationer (Scopus)

1585 Downloads (Pure)

Abstract

This paper presents a compact model for P+ guard rings in lightly doped CMOS substrates featuring a P-well layer. Simple expressions for the impedances in the model are derived based on a conformal mapping approach. The model can be used to predict the noise suppression performance of P+ guard rings in terms of S-parameters, which is useful for substrate noise mitigation in mixed-signal system-on-chips. Validation of the model has been done by both electromagnetic simulation and experimental results from guard rings implemented using a standard 0.18- μm CMOS process. In addition, design guidelines have been drawn for minimizing the guard ring size while maintaining the noise suppression performance

Originalsprog	Engelsk
Tidsskrift	I E E E Transactions on Electron Devices
Vol/bind	60
Udgave nummer	9
Sider (fra-til)	2854-2861
Antal sider	8
ISSN	0018-9383
DOI	https://doi.org/10.1109/TED.2013.2275177
Status	Udgivet - aug. 2013

Adgang til dokumentet

10.1109/TED.2013.2275177

Modeling and Design Guidelines for P+ Guard Rings in Lightly Doped CMOS SubstratesAccepteret manuskript, 2,29 MB

http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6581872

AUB Link

Søg efter materialet i Aalborg Universitetsbiblioteks søgemaskine

Microwatt Radio for Self-Sustaining Wireless Sensor Networks
Shen, M. & Mikkelsen, J. H.
The Danish Council for Independent Research, Technology and Production Sciences. Individual Post-doc
01/01/2011 → 30/04/2014
Projekter: Projekt › Forskning

Citationsformater

@article{57692d8fd9a045dbad6cf095466e2810,

title = "Modeling and Design Guidelines for P⁺ Guard Rings in Lightly Doped CMOS Substrates",

abstract = "This paper presents a compact model for ${rm P}^{+}$ guard rings in lightly doped CMOS substrates featuring a P-well layer. Simple expressions for the impedances in the model are derived based on a conformal mapping approach. The model can be used to predict the noise suppression performance of ${rm P}^{+}$ guard rings in terms of S-parameters, which is useful for substrate noise mitigation in mixed-signal system-on-chips. Validation of the model has been done by both electromagnetic simulation and experimental results from guard rings implemented using a standard 0.18-$mu{rm m}$ CMOS process. In addition, design guidelines have been drawn for minimizing the guard ring size while maintaining the noise suppression performance.",

author = "Ming Shen and Mikkelsen, {Jan H.} and Ke Zhang and Jensen, {Ole Kiel} and Tong Tian and Torben Larsen",

year = "2013",

month = aug,

doi = "10.1109/TED.2013.2275177",

language = "English",

volume = "60",

pages = "2854--2861",

journal = "I E E E Transactions on Electron Devices",

issn = "0018-9383",

publisher = "IEEE",

number = "9",

}

TY - JOUR

T1 - Modeling and Design Guidelines for P⁺ Guard Rings in Lightly Doped CMOS Substrates

AU - Shen, Ming

AU - Mikkelsen, Jan H.

AU - Zhang, Ke

AU - Jensen, Ole Kiel

AU - Tian, Tong

AU - Larsen, Torben

PY - 2013/8

Y1 - 2013/8

N2 - This paper presents a compact model for ${rm P}^{+}$ guard rings in lightly doped CMOS substrates featuring a P-well layer. Simple expressions for the impedances in the model are derived based on a conformal mapping approach. The model can be used to predict the noise suppression performance of ${rm P}^{+}$ guard rings in terms of S-parameters, which is useful for substrate noise mitigation in mixed-signal system-on-chips. Validation of the model has been done by both electromagnetic simulation and experimental results from guard rings implemented using a standard 0.18-$mu{rm m}$ CMOS process. In addition, design guidelines have been drawn for minimizing the guard ring size while maintaining the noise suppression performance.

AB - This paper presents a compact model for ${rm P}^{+}$ guard rings in lightly doped CMOS substrates featuring a P-well layer. Simple expressions for the impedances in the model are derived based on a conformal mapping approach. The model can be used to predict the noise suppression performance of ${rm P}^{+}$ guard rings in terms of S-parameters, which is useful for substrate noise mitigation in mixed-signal system-on-chips. Validation of the model has been done by both electromagnetic simulation and experimental results from guard rings implemented using a standard 0.18-$mu{rm m}$ CMOS process. In addition, design guidelines have been drawn for minimizing the guard ring size while maintaining the noise suppression performance.

U2 - 10.1109/TED.2013.2275177

DO - 10.1109/TED.2013.2275177

M3 - Journal article

SN - 0018-9383

VL - 60

SP - 2854

EP - 2861

JO - I E E E Transactions on Electron Devices

JF - I E E E Transactions on Electron Devices

IS - 9

ER -

Modeling and Design Guidelines for P⁺ Guard Rings in Lightly Doped CMOS Substrates

Abstract

Adgang til dokumentet

AUB Link

Fingeraftryk

Projekter

Microwatt Radio for Self-Sustaining Wireless Sensor Networks

Citationsformater