Modeling and Design of a 1.2 pF Common-Mode Capacitance Transformer for Powering MV SiC MOSFETs Gate Drivers

Publikation: Bidrag til bog/antologi/rapport/konference proceedingKonferenceartikel i proceedingForskningpeer review

13 Citationer (Scopus)
138 Downloads (Pure)

Abstract

This paper proposes a physics-level modeling method for analyzing the primary to secondary-side (common-mode) parasitic capacitance of the transformer for the Medium-voltage SiC MOSFETs gate drivers. The lumped circuit-based physics-model of the turn-to-turn capacitance, turn-to-core capacitance, and self capacitance of the core are derived, and it is found that the turn-to-core capacitance mainly contributes to the total equivalent parasitic common-mode capacitance. The measured common-mode impedance of the transformer shows high agreements with the calculated value, where the accuracy of the proposed modeling method can be proved based on the experimental results.
OriginalsprogEngelsk
TitelProceedings of IECON 2019 - 45th Annual Conference of the IEEE Industrial Electronics Society
Antal sider7
UdgivelsesstedLisbon, Portugal
ForlagIEEE Press
Publikationsdatookt. 2019
DOI
StatusUdgivet - okt. 2019
BegivenhedIECON 2019 - 45th Annual Conference of the IEEE Industrial Electronics Society - Lisbon, Portugal
Varighed: 14 okt. 201917 okt. 2019

Konference

KonferenceIECON 2019 - 45th Annual Conference of the IEEE Industrial Electronics Society
Land/OmrådePortugal
ByLisbon
Periode14/10/201917/10/2019
NavnProceedings of the Annual Conference of the IEEE Industrial Electronics Society
ISSN1553-572X

Fingeraftryk

Dyk ned i forskningsemnerne om 'Modeling and Design of a 1.2 pF Common-Mode Capacitance Transformer for Powering MV SiC MOSFETs Gate Drivers'. Sammen danner de et unikt fingeraftryk.

Citationsformater