A Carrier Synchronization Method for Global Synchronous Pulse Width Modulation Application Using Phase-Locked-Loop

Tao Xu, Feng Gao, Xiongfei Wang, Frede Blaabjerg

Research output: Contribution to journalJournal articleResearchpeer-review

3 Citations (Scopus)
150 Downloads (Pure)

Abstract

When many distributed parallel inverters are integrated into grid without switching sequence coordinated control capability, the high frequency harmonics will accumulate randomly at the Point of Common Coupling (PCC). Global synchronous pulse width modulation (GSPWM) method can significantly attenuate the accumulated switching ripples by intentionally assuming an intelligent optimization algorithm and a communication system. To avoid the dependence on low-latency communication system, this paper proposes a novel phase locked loop based PWM carrier synchronization (PLL-CS) method for GSPWM system, where the switching sequences can be effectively synchronized as expected without using low-latency synchronization signals. By doing so, the operational reliability of the whole GSPWM system can be significantly improved while the additional hardware cost of GSPWM can be dramatically reduced, which can enhance the implementation adaptability of GSPWM method. Experimental results have verified the performance of the proposed PLL-CS GSPWM method.
Original languageEnglish
Article number8634934
JournalIEEE Transactions on Power Electronics
Volume34
Issue number11
Pages (from-to)10720 - 10732
Number of pages13
ISSN0885-8993
DOIs
Publication statusPublished - Nov 2019

Keywords

  • Carrier synchronization (CS) method
  • Distributed inverters
  • Global synchronous pulsewidth modulation (GSPW)
  • Phase-locked loop (PLL)

Fingerprint Dive into the research topics of 'A Carrier Synchronization Method for Global Synchronous Pulse Width Modulation Application Using Phase-Locked-Loop'. Together they form a unique fingerprint.

  • Cite this