A Fixed-Length Transfer Delay Based Adaptive Frequency-Locked Loop for Single-Phase Systems

Z. Dai, Z. Zhang, Yongheng Yang, Frede Blaabjerg, Y. Huangfu, J. Zhang

Research output: Contribution to journalJournal articleResearchpeer-review

7 Citations (Scopus)
261 Downloads (Pure)

Abstract

This letter presents an adaptive frequency-locked loop (FLL) with fixed-length transfer delay units for single-phase systems. By analyzing the relationship between the grid voltage and its transfer delay signals, a linear regression model of the grid voltage is established. Accordingly, a transfer delay based adaptive FLL (TD-AFLL) is proposed. A mathematic proof indicates that the proposed TD-AFLL can reject both phase offset errors and double-frequency oscillatory errors. Thus, the grid voltage parameters can be estimated accurately, even when the frequency drifts away from its nominal value. Moreover, fast dynamics of the TD-AFLL are achieved due to the transfer delay structure. Experiments verify the effectiveness of the proposed method.

Original languageEnglish
Article number8468126
JournalIEEE Transactions on Power Electronics
Volume34
Issue number5
Pages (from-to)4000-4004
Number of pages5
ISSN0885-8993
DOIs
Publication statusPublished - May 2019

Keywords

  • Delays
  • Estimation error
  • Frequency estimation
  • Frequency locked loop (FLL)
  • Frequency locked loops
  • Harmonic analysis
  • Phase locked loops
  • Steady-state
  • Fixed-length transfer delay
  • Frequency variations
  • Grid synchronization
  • Single-phase systems

Fingerprint Dive into the research topics of 'A Fixed-Length Transfer Delay Based Adaptive Frequency-Locked Loop for Single-Phase Systems'. Together they form a unique fingerprint.

Cite this