Abstract
This paper presents an Enhanced Clustered Mesh (EnMesh) topology for a Network-on-Chip architecture in order to reduce the communication delay between remote regions by considering the physical positions of remote nodes. EnMesh topology includes short paths between diagonal regions to ensure fast communication among remote nodes. The performance and silicon area overhead of EnMesh are analyzed and compared to those of state-of-the-art topologies such as Mesh, Torus, and Butterfly-Fat-Tree (BFT). Experimental results demonstrate that EnMesh outperforms other existing regular topologies in terms of throughput, latency, packet loss rate, and silicon area overhead.
Original language | English |
---|---|
Journal | Wireless Personal Communications |
Volume | 73 |
Issue number | 4 |
Pages (from-to) | 1403-1419 |
Number of pages | 17 |
ISSN | 0929-6212 |
DOIs | |
Publication status | Published - 1 Dec 2013 |
Keywords
- BFT
- Mesh
- Network-on-Chip (NoC)
- System-on-Chip (SoC)
- Torus