An enhanced single gate driven voltage-balanced SiC MOSFET stack topology suitable for high-voltage low-power applications

Rui Wang*, Asger Bjørn Jørgensen, Stig Munk-Nielsen

*Corresponding author for this work

Research output: Contribution to journalJournal articleResearchpeer-review

2 Citations (Scopus)
31 Downloads (Pure)

Abstract

In the fabrication of some high-voltage low-power applications, low cost is much concerned, and thus using silicon carbide (SiC) MOSFET stack consisting of series connected low-voltage devices is preferred rather than using an expensive single high-voltage device. Therefore, a cost-efficient single gate driven voltage-balanced SiC MOSFET stack topology is proposed in this paper, where only some passive components are equipped with the stack. With a concept of single gate driver, the gate driver design of an SiC MOSFET stack is simplified. With an automatic balancing circuit which operates well with the sequential lagging single gate driver, good voltage balancing of SiC MOSFETs in the stack is realized without causing much extra loss and no additional active control is required. The working principle is illustrated in detail and the parameter selection together with design consideration is presented. Next, this topology is compared with RCD snubber method and active delay adjusting method to better illustrate its advantages. Finally, in a typical high-voltage low-power application, auxiliary power supply, the simulation and experimental results further verify the effectiveness of the proposed topology.
Original languageEnglish
JournalIET Power Electronics
Volume15
Issue number3
Pages (from-to)251-262
Number of pages12
ISSN1755-4535
DOIs
Publication statusPublished - 19 Feb 2022

Fingerprint

Dive into the research topics of 'An enhanced single gate driven voltage-balanced SiC MOSFET stack topology suitable for high-voltage low-power applications'. Together they form a unique fingerprint.

Cite this