Design Verifikation Patterns

John Knudsen, Anders Peter Ravn, Arne Skou

Research output: Contribution to book/anthology/report/conference proceedingBook chapterResearch


Design Verification Patterns are formal specifications that define the semantics of design patterns. For each design pattern, the corresponding verification pattern give a set of proof obligations. They must be discharged for a correct implementation of the pattern. Additionally there is a set of properties that may be used in the design and verification
of applications that employ the pattern. The concept is illustrated by examples from general software engineering and more specialised properties for embedded software.
Original languageEnglish
Title of host publicationFormal Methods and Hybrid Real-Time Systems : Essays in Honour of Dines Bjørner and Zhou Chaochen on the Occasion of Their 70th Birthdays
EditorsCliff Jones, Zhiming Liu, Jim Woodcock
Place of PublicationBerlin /Heidelberg
Publication date2007
ISBN (Print)978-3-540-75220-2
Publication statusPublished - 2007
SeriesLecture Notes in Computer Science


Dive into the research topics of 'Design Verifikation Patterns'. Together they form a unique fingerprint.

Cite this