Five-level Z-source diode-clamped inverter

F. Gao, Poh Chiang Loh, Frede Blaabjerg, Remus Teodorescu

Research output: Contribution to journalJournal articleResearchpeer-review

63 Citations (Scopus)

Abstract

This study proposes a five-level Z-source diode-clamped inverter designed with two intermediate Z-source networks connected between the dc input sources and rear-end inverter circuitry. By partially shorting the Z-source networks, new operating states not previously reported for two-level Z-source inverter are introduced here for operating the proposed inverter with voltage buck–boost energy conversion ability and five-level phase voltage switching. These characteristic features are in fact always ensured at the inverter terminal output by simply adopting a properly designed carrier modulation scheme, which always inserts two partial shoot-through states per half carrier cycle for smooth balanced operation. Theoretical findings and practical issues identified are eventually verified by constructing a scaled down laboratory prototype for testing.
Original languageEnglish
JournalIET Power Electronics
Volume3
Issue number4
Pages (from-to)500-510
Number of pages11
ISSN1755-4535
DOIs
Publication statusPublished - 2010

Fingerprint

Dive into the research topics of 'Five-level Z-source diode-clamped inverter'. Together they form a unique fingerprint.

Cite this