Abstract
An ideal capacitor will not dissipate any power, but a real capacitor wil l have some power dissipation. In this work, we are going to design capacitance scaling based low power ROM design. In order to test the compatibility of this ROM design with latest i7 Processor, we are operating this ROM with frequencies (2.9GHz, 3.3GHz, 3.6GHz, 3.8GHz and 4.0GHz) supported by i7 processor.By using different capacitance there comes is reduction in I/O Power and Total power but not in other Powers like Clock, and Leakage (almost negligible). When capacitance goes from 30pF to 5pF, there is a saving of 28.12% occur in I/O Power, saving of 0.2% occur in Leakage Power, there will be a saving of 11.54% occur in Total Power. This design is implemented on Virtex-5 FPGA using Xilinx ISE and Verilog.
Original language | English |
---|---|
Journal | Advanced Materials Research |
Volume | 1082 |
Pages (from-to) | 471-474 |
Number of pages | 4 |
ISSN | 1022-6680 |
DOIs | |
Publication status | Published - 2015 |
Event | 4th International Conference on Advanced Materials and Engineering Materials, ICAMEM 2014 - Hong Kong, Hong Kong Duration: 19 Oct 2014 → 20 Oct 2014 |
Conference
Conference | 4th International Conference on Advanced Materials and Engineering Materials, ICAMEM 2014 |
---|---|
Country/Territory | Hong Kong |
City | Hong Kong |
Period | 19/10/2014 → 20/10/2014 |
Keywords
- Low Power
- Clock Power
- IO Power
- ROM
- Capacitance Scaling
- FPGA