GTL Based Internet of Things Enable Processor Specific RAM Design on 65nm FPGA

Aditi Moudgil, Kanika Garg, Bishwajeet Pandey, Dil muhammed Akbar Hussain, Bhagwan Das, M.F.L. Abdullah

Research output: Contribution to book/anthology/report/conference proceedingArticle in proceedingResearchpeer-review

2 Citations (Scopus)

Abstract

In this work, we are making Energy Efficient Internet of Things (IoTs) Enable RAM. In order to make it energy efficient, we are using Gunning Transceiver Logic (GTL) IO Standard and Gunning Transceiver Logic Plus (GTLP). We are using the 4 different members of GTL and GTLP IO standards family and searching the most energy efficient among them. We observed that when we use 3.6 GHz operating frequency, there is 90.2% reduction in I/O power when we used GTL instead of GTLP_DCI. We are inserting 128-bit IP address in RAM to make internet of things enable RAM. Finally, we are operating our IOTs Enable RAM with different operating frequency of I3, I5, I7, Moto-E and Moto-X.
Original languageEnglish
Title of host publicationProceedings of the 2015 57th International Symposium ELMAR (ELMAR)
Number of pages4
PublisherIEEE Press
Publication dateSept 2015
Pages133 - 136
DOIs
Publication statusPublished - Sept 2015
Event2015 57th International Symposium ELMAR (ELMAR) - Zadar, Croatia
Duration: 28 Sept 201530 Sept 2015

Conference

Conference2015 57th International Symposium ELMAR (ELMAR)
Country/TerritoryCroatia
CityZadar
Period28/09/201530/09/2015

Keywords

  • RAM
  • Internet of Things
  • FPGA
  • GTLP
  • GTL Thermal Aware Design
  • Energy Efficient Design

Fingerprint

Dive into the research topics of 'GTL Based Internet of Things Enable Processor Specific RAM Design on 65nm FPGA'. Together they form a unique fingerprint.

Cite this