Abstract
Designing an effective phase-locked loop (PLL) for three-phase applications is the objective of this paper. The designed PLL structure is able to provide an accurate estimation of grid voltage frequency and phase even in the presence of all harmonic components of both positive and negative sequences and dc offset in its input. It addition to offer a high disturbance rejection capability, the suggested PLL structure has a fast transient response and provides a settling time of around two cycles of fundamental frequency. The effectiveness of suggested PLL structure is confirmed using numerical results.
Original language | English |
---|---|
Journal | I E E E Transactions on Industrial Electronics |
Volume | 62 |
Issue number | 8 |
Pages (from-to) | 5018 - 5022 |
Number of pages | 5 |
ISSN | 0278-0046 |
DOIs | |
Publication status | Published - 2015 |
Keywords
- Delays
- Phase-locked loop (PLL)
- Phase detection
- Moving average filter (MAF)
- Delay signal cancelation (DSC)
- Transient response
- Simulation
- Phase locked loops
- Harmonic analysis
- Frequency estimation