Projects per year
Abstract
This paper studies the impacts of the bottom copper layer of direct-bond copper (DBC) substrates on the partial discharge (PD) performance of the power modules. Finite element simulation models of DBC samples with various layouts are developed, and their electric field distributions are compared and analyzed. The results show that by floating the bottom copper layer, applying half of the high voltage, or partially or completely removing the bottom copper layer, the maximum electric field concentrated at the triple point of DBC substrates can be significantly reduced. Multiple DBC samples are manufactured, and their PD performance is experimentally tested. The partial discharge inception voltage (PDIV) can be increased by more than 79% by completely removing the bottom copper layer. Experimental results show good agreement with the simulation analysis and verify the findings. A mimic power module employing the concept of completely removing the bottom-layer copper is made and tested for PD performance under IEC 60270 standard. Compared to the conventional power module structure, the PDIV of the new power module structure can be increased by 63%. The findings in this paper can provide guidance and potential strategies to reduce the electric field in encapsulated DBC substrates, which will contribute to optimizing the insulation design of future medium voltage power modules.
Original language | English |
---|---|
Journal | I E E E Transactions on Power Electronics |
Volume | 40 |
Issue number | 4 |
Pages (from-to) | 5999-6009 |
Number of pages | 11 |
ISSN | 0885-8993 |
DOIs | |
Publication status | Published - Apr 2025 |
Keywords
- Direct-bond copper (DBC)
- electric field
- finite element simulation
- medium-voltage power module
- partial discharge (PD)
Fingerprint
Dive into the research topics of 'Impacts of the Bottom Copper Layer of Direct-Bond Copper Substrates on the Partial Discharge Performance in Power Modules'. Together they form a unique fingerprint.Projects
- 1 Finished
-
Design of Robust and Compact 15kV SiC MOSFET Power Modules
Gao, Y. (PI), Uhrenfeldt, C. (Supervisor), Munk-Nielsen, S. (Supervisor) & Wang, Q. (Supervisor)
01/04/2021 → 30/09/2024
Project: PhD Project