Modeling and Design Guidelines for P⁺ Guard Rings in Lightly Doped CMOS Substrates

Research output: Contribution to journalJournal articleResearchpeer-review

12 Citations (Scopus)
955 Downloads (Pure)

Abstract

This paper presents a compact model for ${rm P}^{+}$ guard rings in lightly doped CMOS substrates featuring a P-well layer. Simple expressions for the impedances in the model are derived based on a conformal mapping approach. The model can be used to predict the noise suppression performance of ${rm P}^{+}$ guard rings in terms of S-parameters, which is useful for substrate noise mitigation in mixed-signal system-on-chips. Validation of the model has been done by both electromagnetic simulation and experimental results from guard rings implemented using a standard 0.18-$mu{rm m}$ CMOS process. In addition, design guidelines have been drawn for minimizing the guard ring size while maintaining the noise suppression performance.
Original languageEnglish
JournalI E E E Transactions on Electron Devices
Volume60
Issue number9
Pages (from-to)2854-2861
Number of pages8
ISSN0018-9383
DOIs
Publication statusPublished - Aug 2013

Fingerprint

Substrates
Conformal mapping
Signal systems
Scattering parameters
System-on-chip

Cite this

@article{57692d8fd9a045dbad6cf095466e2810,
title = "Modeling and Design Guidelines for P⁺ Guard Rings in Lightly Doped CMOS Substrates",
abstract = "This paper presents a compact model for ${rm P}^{+}$ guard rings in lightly doped CMOS substrates featuring a P-well layer. Simple expressions for the impedances in the model are derived based on a conformal mapping approach. The model can be used to predict the noise suppression performance of ${rm P}^{+}$ guard rings in terms of S-parameters, which is useful for substrate noise mitigation in mixed-signal system-on-chips. Validation of the model has been done by both electromagnetic simulation and experimental results from guard rings implemented using a standard 0.18-$mu{rm m}$ CMOS process. In addition, design guidelines have been drawn for minimizing the guard ring size while maintaining the noise suppression performance.",
author = "Ming Shen and Mikkelsen, {Jan H.} and Ke Zhang and Jensen, {Ole Kiel} and Tong Tian and Torben Larsen",
year = "2013",
month = "8",
doi = "10.1109/TED.2013.2275177",
language = "English",
volume = "60",
pages = "2854--2861",
journal = "I E E E Transactions on Electron Devices",
issn = "0018-9383",
publisher = "IEEE",
number = "9",

}

Modeling and Design Guidelines for P⁺ Guard Rings in Lightly Doped CMOS Substrates. / Shen, Ming; Mikkelsen, Jan H.; Zhang, Ke ; Jensen, Ole Kiel; Tian, Tong; Larsen, Torben.

In: I E E E Transactions on Electron Devices, Vol. 60, No. 9, 08.2013, p. 2854-2861.

Research output: Contribution to journalJournal articleResearchpeer-review

TY - JOUR

T1 - Modeling and Design Guidelines for P⁺ Guard Rings in Lightly Doped CMOS Substrates

AU - Shen, Ming

AU - Mikkelsen, Jan H.

AU - Zhang, Ke

AU - Jensen, Ole Kiel

AU - Tian, Tong

AU - Larsen, Torben

PY - 2013/8

Y1 - 2013/8

N2 - This paper presents a compact model for ${rm P}^{+}$ guard rings in lightly doped CMOS substrates featuring a P-well layer. Simple expressions for the impedances in the model are derived based on a conformal mapping approach. The model can be used to predict the noise suppression performance of ${rm P}^{+}$ guard rings in terms of S-parameters, which is useful for substrate noise mitigation in mixed-signal system-on-chips. Validation of the model has been done by both electromagnetic simulation and experimental results from guard rings implemented using a standard 0.18-$mu{rm m}$ CMOS process. In addition, design guidelines have been drawn for minimizing the guard ring size while maintaining the noise suppression performance.

AB - This paper presents a compact model for ${rm P}^{+}$ guard rings in lightly doped CMOS substrates featuring a P-well layer. Simple expressions for the impedances in the model are derived based on a conformal mapping approach. The model can be used to predict the noise suppression performance of ${rm P}^{+}$ guard rings in terms of S-parameters, which is useful for substrate noise mitigation in mixed-signal system-on-chips. Validation of the model has been done by both electromagnetic simulation and experimental results from guard rings implemented using a standard 0.18-$mu{rm m}$ CMOS process. In addition, design guidelines have been drawn for minimizing the guard ring size while maintaining the noise suppression performance.

U2 - 10.1109/TED.2013.2275177

DO - 10.1109/TED.2013.2275177

M3 - Journal article

VL - 60

SP - 2854

EP - 2861

JO - I E E E Transactions on Electron Devices

JF - I E E E Transactions on Electron Devices

SN - 0018-9383

IS - 9

ER -