The present invention relates to inter alia to a conductor having at least two windings where each of the two windings preferably has layered configuration of turns, where each layer of a winding preferably is serially connected. Further, layers are typically distanced from each other, preferably by use of layer spacers, which preferably provide a void, or a number of voids, in between each layers. Conductors according to the present invention have shown to lessen, such as reducing parasitic capacitance.
Original languageEnglish
IPCH01F 37/00 2006.1,H01F 17/06 2006.1,H01F 27/29 2006.1, H01F 5/02 2006.1,H01F 27/28 2006.1,H01F 27/32 2006.1
Patent numberWO2022199768
Filing date18/03/2022
Priority date18/03/2022
Priority numberPCT/DK2022/050053
Publication statusPublished - Sep 2022


Dive into the research topics of 'REDUCING PARASITIC CAPACITANCE IN MEDIUM-VOLTAGE INDUCTORS'. Together they form a unique fingerprint.

Cite this