Voltage unbalance compensation by a grid connected inverter using virtual impedance and admittance control loops

Seyyed Yousef Mousazadeh Mousavi*, Alireza Jalilian, Mehdi Savaghebi

*Corresponding author

Research output: Contribution to book/anthology/report/conference proceedingArticle in proceedingResearchpeer-review

5 Citations (Scopus)
Original languageEnglish
Title of host publication9th Annual International Power Electronics, Drive Systems, and Technologies Conference, PEDSTC 2018
Number of pages6
PublisherIEEE
Publication date19 Apr 2018
Pages174-179
ISBN (Electronic)978-1-5386-4699-1
DOIs
Publication statusPublished - 19 Apr 2018
Event9th Annual International Power Electronics, Drive Systems, and Technologies Conference, PEDSTC 2018 - Tehran, Iran, Islamic Republic of
Duration: 13 Feb 201815 Feb 2018

Conference

Conference9th Annual International Power Electronics, Drive Systems, and Technologies Conference, PEDSTC 2018
CountryIran, Islamic Republic of
CityTehran
Period13/02/201815/02/2018

Keywords

  • Distributed generating (DG)
  • Power quality compensation
  • Virtual admittance
  • Virtual impedance
  • Voltage unbalance

Fingerprint Dive into the research topics of 'Voltage unbalance compensation by a grid connected inverter using virtual impedance and admittance control loops'. Together they form a unique fingerprint.

Cite this