## Aalborg Universitet

## AALBORG UNIVERSITY

# Switched Capacitor Integrated (2n + 1)-Level Step-Up Single-Phase Inverter 

Khan, Md Noman Habib; Forouzesh, Mojtaba; Siwakoti, Yam Prasad; Li, Li; Blaabjerg, Frede

Published in:
I E E E Transactions on Power Electronics

DOI (link to publication from Publisher): 10.1109/TPEL.2019.2963344

Publication date:
2020

Document Version
Accepted author manuscript, peer reviewed version

Link to publication from Aalborg University

Citation for published version (APA):
Khan, M. N. H., Forouzesh, M., Siwakoti, Y. P., Li, L., \& Blaabjerg, F. (2020). Switched Capacitor Integrated (2n + 1)-Level Step-Up Single-Phase Inverter. I E E E Transactions on Power Electronics, 35(8), 8248-8260. Article 8946644. https://doi.org/10.1109/TPEL.2019.2963344

## General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal -


## Take down policy

If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.

# Switched Capacitor Integrated ( $2 n+1$ )-Level Step-up Single-Phase Inverter 

Md N. H. Khan, Student Member, IEEE, M. Forouzesh, Student Member, IEEE, Y. P. Siwakoti, Senior Member, IEEE, L. Li, Member, IEEE, F. Blaabjerg, Fellow, IEEE


#### Abstract

This paper presents a novel switchedcapacitor (SC) based ( $2 n+1$ )-level single-phase inverter with a reduced number of components and input DC voltage supply. This inverter is designed in a way that just one DC source is required to generate different voltage levels. The circuit consists of three major parts, i.e., front-end boost stage, active switched capacitor cell(s) in the middle and Hbridge inverter at the end. The total number of output voltage level is up to $(2 n+1)$ levels, where $n \geq 2$ is the number of switching cells, which consists of three active switches and two capacitors. Compared to conventional SC-based multilevel inverter topologies, the proposed topology features many advantages such as: (1) low number of semiconductor devices, (2) quasi-resonant charging of capacitors that reduce the inrush current and current stress on the devices, (3) self-balancing of capacitor and (4) reduced voltage stress on the switches. Moreover, a simple sinusoidal pulse-width modulation technique is employed here to generate the modulation signals for the proposed inverter. The operating principle is presented in detail followed by comparative analysis, thermal modelling and design guidelines. Finally, computer simulation and laboratory test results are carried out for a 5 -level inverter with one SC cells as well as a 7-level inverter with two SC cells as two examples to verify the performance of the proposed $(2 n+1)$-level inverter. Measurement results show that the proposed inverter has the $96.5 \pm 1 \%$ efficiency over a wide range of load with a peak efficiency of $98.56 \%$.


Index Terms-Multilevel inverter, Transformerless inverter, switched capacitor, voltage boost, quasi resonant switching.

## I. INTRODUCTION

DURING the last decade, the percentage of electric energy generated from renewable energy sources has been increasing dramatically. This trend is due to new energy policies in order to tackle global issues like climate change, high energy cost, insecurity and unavailability of electric energy to everyone. Among various renewable energy sources (e.g. photovoltaic (PV), wind, biogas, biomass, hydro, and geothermal), PV systems have been broadly implemented around the world in different scales. It is predicted that the installation of PV panels will increase dramatically because of the rapid reduction in production costs, and it is expected that the PV generation will reach $25 \%$ of the total generated energy by 2050 [1]. As a result, the demand of grid-tied inverters for small- and large-scale PV installations has gradually been increasing throughout the world [2]. High power quality with minimum distortion factor is one of the essential requirements that any utility company is looking for, which is difficult to meet by a simple three-level inverter. Different multilevel converters have been introduced for PV applications to improve power quality, efficiency and power density [3], [4]. Similar trends can be found in other renewable sources such as small-scale wind turbine and fuel cell, where application of high boost type multilevel inverters considerably
increase the energy throughput and deployment of such scalable energy sources.

The most common types of multilevel converters are diode clamped, cascaded H-bridge (CHB), capacitor clamped, and active neutral point Clamped (ANPC) [5]-[7]. These topologies often require a high number of semiconductor devices with complex control schemes to realize a 5 - or 7 -level inverter. In addition, the flying capacitor (FCC) voltage as well as the DClink voltage is difficult to balance in some topologies [8], [9]. Moreover, most multilevel inverters require a high DC-link voltage that is up to two times of the peak AC voltage. A singlestage DC-AC converter with boost capability offers an interesting alternative compared to two-stage approaches [10]-[12]. Recently, various single-stage inverters have been proposed to eliminate the need of a front-end high step-up DC-DC converter [13]-[15]. A 5-level inverter topology presented in [16] that uses the FCC principle [16], enhances the voltage gain from half to unity, thus reducing the DC-link voltage by half. However, this topology is not capable of extending the voltage level. In [17], a new topology with boosting feature is presented using switched capacitor (SC), but one main drawback related to this circuit is that it is not capable of extending the voltage level due to the variation in the input voltage. In addition, a large number of semiconductor devices are required.

The first generation of the SC-based multilevel inverters are proposed in the early 90 's and up to now they are well developed, and many new topologies have been presented [9]-[10], [13], [18]-[20]. Fig. 1 shows six boost inverter topologies with reactive power capability based on SC structure leading to $(2 n+1)$-level inverters. Fig. 1(a) is a topology that was proposed in 1998 [10], where each cell requires a large number of semiconductor devices (i.e. two MOSFETs, and two diodes) with one capacitor. The single-direction-balance mode or bi-direction-balance mode based multilevel inverter is presented in Fig 1(b) [18], where each cell requires four power switches with one capacitor followed by H-bridge configuration. Another interesting topology with three active switching devices in each switching cell is proposed in [9] as shown in Fig. 1(c). Two of the active devices are replaced by diode in a new configuration in [19] as shown in Fig. 1(d). The reduction in active switching devices in [19] is penalized by the higher voltage stress on the semiconductor in the successive cells. Similarly, a large number of semiconductors and higher voltage stress on the devices in [4] and [13] as shown in Fig. 1(e) and Fig. 1(f) respectively make it less suitable for industrial applications. All the mentioned topologies share the same drawback of hardcharging of the switched-capacitors, which produces high inrushcurrent leading to high current stress on components that degrades their performance and reliability. Fig. 1(g) shows the equivalent circuit of the switched-capacitor inverter hardcharging current loop. Moreover, the capacitor charging current loops are highlighted with red color lines in all the topologies in Fig. 1. To overcome the issue of inrush current, a switchedcapacitor multilevel inverter with quasi-resonant charging is presented in [20] [21]. A resonant inductor $\left(L_{r}\right)$ is utilized in this circuit to realize a soft-charging current path for the capacitors.

Fig. 2(c) shows the equivalent circuit of this inverter with softcharging current loop for the capacitors. However, the major disadvantage of the circuit [20] is that it is not capable to boost the input voltage, i.e. the peak of the DC-link voltage is equal to the input voltage. Also, the capacitors in the succeeding cell are charging from the capacitors in the antecedent cells, which increases the inter-module charging (inrush) current [21]. Table I summarizes the basic switching cell of various conventional topologies.

The initiative of this paper is to propose an alternative multilevel inverter with voltage-boosting capability and generation of $(2 n+1)$ voltage levels, where $n \geq 2$ is the number of switching cells. The proposed inverter consists of three parts, a DC-DC converter at the front end to boost the input source voltage followed by an SC cell to synthesize different voltage levels, and a 2-level H-bridge voltage source inverter (VSI) at the end to invert the DC to AC waveform. The operating principle is based on a variable DC-link voltage generation, which is shared by H -bridge at the output inverter stage. The variable DC-link is generated by a multi-cell arrangement of DC-switched capacitor cells, where several DC-cells at the DC-link can increase the number of voltage levels generated at the AC side, without proportionally increasing the number of active and passive devices. Moreover, the charging of capacitors is realized through a quasi-resonant current path that allows low current stress soft charging. In particular, the paper explores the details of a 5-level configuration using one switching cell and a 2-level VSI output stage. A small LC filter is required at the output to obtain the pure sinusoidal waveform. Compared to previous similar topologies, the proposed inverter requires lower voltage rated devices and can provide the boosting feature with high conversion efficiency and power density.

The rest of this paper is organized as follows. Section II introduces the general structure of the $(2 n+1)$-level inverter followed by an implementation example of 5-level inverter with its modulation and capacitor charge balance strategy. Section III demonstrates the implementation of 5-level and 7-level topologies with comparison. Both the simulation and experimental results of an example 5-level and 7-level inverter are provided in Section IV to verify the performance and efficacy of the circuits, and the paper is finally concluded in Section VI.

(a)

(b)

(c)

(d)

(e)

(f)

(g)

Fig. 1. The topology of switched-capacitor multilevel inverters: (a)-(f) highinrush and hard-charging current-loop, and (g) the equivalent circuit with hardcharging current loop.


Fig. 2. The topology of switched-capacitor multilevel inverter (a) quasi-resonant charging current and soft-charging current-loop of the topology in [20], (b) softcharging loop of the topology in [21], and (c) the equivalent circuit with softcharging current loop.

## II. PRoposed $(2 N+1)$-LEVEL INVERTER

## A. Circuit description

The proposed variable DC-link multilevel inverter is a modular multicell structure similar to the FCC or CHB, where it is possible to increase/decrease the number of levels by connecting/disconnecting the basic switching cell units following the multicell arrangement. Fig. 3 shows the generic circuit of the proposed converter to generate $(2 n+1)$ levels in the output voltage. Each cell consists of three active switches and two capacitors and represents two extra voltage levels ( $V_{C 1}=V_{C}$ or $V_{C 2}=V_{C}$ and $V_{C 1}+V_{C 2}=2 V_{C}$ ). However, the number of capacitors in the succeeding cell is one less than that of the antecedent cells, as one of the capacitors is shared between the cells. Hence, the total number of switches and capacitors for $(2 n+1)$-level inverter is $3(n-1)$ and $n$ respectively. Their allowed
switching states provide a path to connect the capacitor of each cell in such a way that it adds or bypasses the capacitor voltage, which is pre-charged through a boost DC-DC converter at the front side. This creates a variable DC-link voltage across P and N , which is fed to the 2 -level VSI at the output side. Combinations of several SC-cells at the DC-link can increase/decrease the number of voltage levels generated at the AC side, without increasing the number of active devices proportionally to the three phases. In addition, the output voltage can be regulated to a suitable AC voltage regardless of the drop in the input voltage from the source such as renewable energy (PV panel, small wind turbine or fuel cells). As seen from Table I, only the proposed cell provides duty cycle $\left(D_{b}\right)$ combined SC voltage for inverter voltage levels, with quasi-resonant capacitor charging.

The equivalent circuit of the proposed multilevel inverter is shown in Fig. 4. The inductor $L_{B}$ in the front boost converter also serves as a quasi-resonant inductor to charge the capacitors $\mathrm{C}_{511} \sim \mathrm{C}_{\mathrm{Sn} 2}$ in different modes of operation. Here, $R_{e q}$ is the equivalent resistance of the circuit consisting of ON resistance of the switches $\left(R_{D S, \text { on }}\right)$, series resistance of diodes and equivalent series resistance (ESR) of capacitors, and $S_{e q}$ is the equivalent of switch(es) in series with the capacitor(s). All capacitors are considered to be identical with equal capacitance value and ESR. Similarly, all the switches are identical with the same voltage and current rating and same $\mathrm{R}_{\mathrm{DS} \text {,on }}$. Hence, unlike conventional topologies where the rating of devices in the successive cells is higher than that of the antecedent cells, the rating of all devices is same in the proposed topology.

To simplify the circuit analysis, the following conditions are assumed:

1) Capacitors $C_{S 11}, C_{S 12}, \ldots, C_{S(n-1) n}$ are large enough to keep $V_{C s 11}, V_{C s 12}, \ldots, V_{C s(n-1) n}$ constant in one switching period.
2) The power MOSFET and diodes are treated as ideal. The ONstate resistance $\mathrm{R}_{\mathrm{DS} \text {-on }}$ and parasitic capacitances of the switches are neglected. In addition, the forward voltage drops of the diode is ignored.
3) ESRs of all the capacitors are neglected.

## B. Circuit Operation

The operating principle of the proposed $(2 n+1)$-level inverter is illustrated in Fig. 5. The operating principle is based on the generation of a variable DC-link voltage using the switched capacitor cells. Here, each capacitor in each switching cells is charged up to $V_{C}$, where
$V_{C S 11}=V_{C S 12}=\ldots=V_{S C(n-1) 1}=V_{S C(n-1) 2}=V_{C}=\frac{V_{d c}}{1-D_{b}}$
Since there are two capacitors in each cell and every cell has two allowed switching states, the peak voltage across each cell in each switching state is
$\widehat{V}_{\text {cell }}=$
$\left\{\begin{array}{r}V_{C}=\frac{V_{d c}}{1-D_{b}}, S_{C(n-1) 1}=S_{C(n-1) 3}=1 \text { and } S_{C(n-1) 2}=0 \\ 2 V_{C}=\frac{2 V_{d c}}{1-D_{b}}, S_{C(n-1) 1}=S_{C(n-1) 3}=0 \text { and } S_{C(n-1) 2}=1\end{array}\right.$
where, $S_{C n i}=1$ means that the $i^{\text {th }}$ switch on cell $n$ is ON and $S_{C n i}$ $=0$ means that it is OFF.

Fig. 5 shows a selection of the $n$ different DC-link level generation possibilities. In Fig. 5(a) and Fig. 5(b), all the capacitors are charging and discharging in parallel, respectively.

TABLE I
Summary of Basic Switching Cells in Various Switched－Capacitor Type Multilevel Inverters．

|  | No．of components in each switching cell |  |  |  | Max．cell <br> voltage | Charging type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Capacitor | Diode | Switch | Inductor |  | Cell |
| Fig．1（a）［10］ | 1 | 1 | 2 | 0 | $V_{d c}$ | Hard－charging |
| Fig．1（b）［18］ | 1 | 0 | 4 | 0 | $V_{d c}$ | Hard－charging |
| Fig．1（c）［9］ | 1 | 1 | 5 | 0 | $2 V_{d c}$ | Hard－charging |
| Fig．1（d）［19］ | 2 | 0 | 3 | 0 | $2 V_{d c}$ | Hard－charging |
| Fig．1（e）［4］ | 1 | 2 | 1 | 0 | $V_{d c}$ | Hard－charging |
| Fig．1（f）［13］ | 1 | 1 | 2 | 0 | $2^{n} V_{d c}$ | Hard－charging |
| Fig．2（a）［20］ | 1 | 1 | 2 | 1 | $V_{d c} / n$ | Soft－charging |
| Fig．2（b）［21］ | 2 | 2 | 2 | 1 | $2^{n} V_{d c}$ | Soft－charging |
| Proposed in Fig．3 | 2 | 0 | 3 | 1 | $2 V_{d c} /\left(1-D_{b}\right)$ | Soft－charging |



Fig．3．Circuit diagram of the proposed（ $2 n+1$ ）－level inverter．

In this mode，the switches $S_{C n 1}$ and $S_{C n 3}$ are ON ，whereas $S_{C n 2}$ are turned OFF to connect all the capacitors in parallel，and the equivalent capacitance in this mode is $C_{e q}=\sum_{i=1}^{n} C_{s i 1}$ ．The peak voltage across PN and the AC output is $\hat{V}_{P N}=V_{C}$ and $\hat{v}_{a c}=$ $\mp V_{C}$ respectively．The next level of voltage is generated by turning ON the switch $S_{C n 2}$ sequentially to combine the capacitor
voltages，where $\hat{V}_{P N}=V_{C S 11}+V_{C S 12}=2 V_{C}$ and $\hat{v}_{a c}=\mp 2 V_{C}$ ． Similarly，the maximum peak voltage across the DC－link is created by turning ON $S_{C n 2}$ and turning off rest of the switches． In general，the peak of DC－link voltage is given as：

$$
\begin{equation*}
\widehat{V}_{P N}=\frac{n V_{d c}}{1-D_{b}} . \tag{3}
\end{equation*}
$$

Table II
Switching States and Corresponding Output Voltage Level Showing Capacitor State．

| Reference／ Switching State | Voltage level | $\left\|\begin{array}{c} \text { Max. output } \\ \text { voltage } \\ \left(\hat{v}_{a c}\right) \\ (\text { For } \mathbf{M}=\mathbf{1 . 0}) \end{array}\right\|$ | Switching capacitor network |  |  |  |  |  |  |  |  |  | H－Bridge |  |  |  | Impact on capacitor voltage |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Cell 1 |  |  | Cell 2 |  |  | ．．． | Cell $n$ |  |  |  |  |  |  |  |
|  |  |  | $\underset{\sim}{z}$ | $\begin{aligned} & \text { 岂 } \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { M } \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \text { त्चु } \\ & \text { n } \end{aligned}$ | $\begin{gathered} \text { ત્オ̃ } \\ \text { N } \end{gathered}$ | $\begin{gathered} \text { त్ } \\ \text { n } \end{gathered}$ | ！ | $\begin{aligned} & E \\ & \dot{n} \end{aligned}$ | $\begin{gathered} \text { İ } \\ \text { N } \end{gathered}$ | $$ | $\bar{\sim}$ | ฝ゙ | が | ぶ |  |
| Fig．5（a） | 干1 | $-V_{C}$ | 1 | 0 | 1 | 1 | 0 | 1 | $\ldots$ | 1 | 0 | 1 | 1 | 0 | 0 | 1 | $\uparrow$ |
| A |  | $+V_{C}$ |  |  |  |  |  |  |  |  |  |  | 0 | 1 | 1 | 0 | $\uparrow$ |
| Fig．5（b） |  | $-V_{C}$ | 1 | 0 | 1 | 1 | 0 | 1 | $\ldots$ | 1 | 0 | 1 | 1 | 0 | 0 | 1 | $\uparrow$ |
| B |  | $+V_{C}$ |  |  |  |  |  |  |  |  |  |  | 0 | 1 | 1 | 0 | $\uparrow$ |
| Fig．5（c） | 干2 | $-2 V_{C}$ | 0 | 1 | 0 | 1 | 0 | 1 | $\ldots$ | 0 | 1 | 0 | 1 | 0 | 0 | 1 | $\downarrow$ |
| C |  | $+2 V_{C}$ |  |  |  |  |  |  |  |  |  |  | 0 | 1 | 1 | 0 |  |
| Fig．5（d） | 〒3 | $-3 V_{C}$ | 0 | 1 | 0 | 0 | 1 | 0 | $\cdots$ | 1 | 0 | 0 | 1 | 0 | 0 | 1 | $\downarrow$ |
| D |  | $+3 V_{C}$ |  |  |  |  |  |  |  |  |  |  | 0 | 1 | 1 | 0 |  |
| Fig．5（e） | $\mp n$ | $-n V_{C}$ | 0 | 1 | 0 | 0 | 1 | 0 | $\ldots$ | 0 | 1 | 0 | 1 | 0 | 0 | 1 | $\downarrow$ |
| N |  | $+n V_{C}$ |  |  |  |  |  |  |  |  |  |  | 0 | 1 | 1 | 0 |  |
| $\begin{gathered} \text { Fig. 5(f) } \\ Z \end{gathered}$ | $\mp 0$ | 0 V | 1 | 0 | 1 | 1 | 0 | 1 | $\ldots$ | 1 | 0 | 1 | 1 | 0 | 1 | 0 | $\uparrow$ |
|  |  | 0 V | 1 | 0 | 1 | 1 | 0 | 1 | ．．． | 1 | 0 | 1 | 0 | 1 | 0 | 1 | $\uparrow$ |



Fig. 4. Equivalent circuit of the proposed multilevel inverter with soft-charging current loop.
where $M$ is the modulation index and is defined as the ratio of the peak of sinusoidal reference to the total peak-to-peak voltage of the two triangular carriers. Therefore, the maximum voltage gain of the proposed topology is the product of the gain of preboost converter and the gain of the switched capacitor network.

$$
\begin{equation*}
\frac{\hat{v}_{a c}}{V_{d c}}=G=\frac{n M}{1-D_{b}} \tag{5}
\end{equation*}
$$



Fig. 5. Illustration of principle of operation: (a) capacitor charging in parallel $\hat{V}_{P N}=V_{C}$ and $\hat{v}_{a c}=\mp V_{C}$, (b) level 1 to create $\hat{V}_{P N}=V_{C}$ and $\hat{v}_{a c}=\mp V_{C}$, (c) level 2 to create $\hat{V}_{P N}=2 V_{C}$ and $\hat{v}_{a c}=\mp 2 V_{C}$, (d) level 3 to create $\hat{V}_{P N}=3 V_{C}$ and $\hat{v}_{a c}=\mp 3 V_{C}$, (e) level $n$ to create $\hat{V}_{P N}=n V_{C}$ and $\hat{v}_{a c}=\mp n V_{C}$, and (f) H-bridge to create $\hat{v}_{a c}=0 V$.

The zero state in the circuit is created by turning ON the upper switches ( $S_{1}$ and $S_{3}$ ) or lower switches ( $S_{2}$ and $S_{4}$ ) of the Hbridge. The details of the switching states of the converter are also presented in Table II.

Using (3), the peak of the AC output voltage of the (2n+1)level inverter is

$$
\begin{equation*}
\hat{v}_{a c}=M V_{P N}=\frac{n M V_{d c}}{1-D_{b}} \tag{4}
\end{equation*}
$$

## III. IMPLEMENTATION AND COMPARISONS

This section explores the 5-level and 7-level as an example configuration and compares them with the conventional topologies. The details of the analysis and implementation are presented as follows:

## A. 5-level inverter implementation $(n=2)$

Fig. 6 shows the implemented 5-level inverter with possible switching states. It consists of a front side boost DC-DC converter, one switching cell $(n=2)$ and a 2-level VSI at the output stage. The SC has two switching states as shown in Fig. 6 (b) and (c) to create level $\mp 1\left(\hat{V}_{P N}=V_{C}\right.$ across PN and $\hat{v}_{a c}=$ $\mp V_{C}$ at the output of the H-bridge) and level $\mp 2\left(\hat{V}_{P N}=2 V_{C}\right.$ across PN and $\hat{v}_{a c}=\mp 2 V_{C}$ at the output of the H-bridge).

(c)

(e)

Fig. 6. (a) An example of the 5-level $(n=2)$ inverter implementation with its operating modes (b) state A or $\mathrm{B}[\bar{\mp} 1]$ to create $\hat{V}_{P N}=V_{C}$ and $\hat{v}_{a c}=\bar{\mp} V_{C}$, (c) state $\mathrm{C}[\mp 2]$ to create $\hat{V}_{P N}=2 V_{C}$ and $\hat{v}_{a c}=\mp 2 V_{C}$, (d) \&(e) state Z [ $\left.\bar{\mp} 0\right]$ to create $\hat{v}_{a c}=0 \mathrm{~V}$.


Fig. 7. An example of sinusoidal pulse width modulator implementation for 5level inverter.

The additional zero states are created by the H-bridge VSI as shown in Fig. 6 (d) and (e). The capacitors $\mathrm{C}_{\text {s11 }}$ and $\mathrm{C}_{\text {s12 }}$ charges through the input voltage in parallel (Fig. 6 (b), (d) and (e)) to ensure their voltage balancing and discharges to the load in Fig. 6 (b) and (c) to create $\mp 1$ and $\mp 2$ voltage levels.

The inverter is controlled by a level-shifted sinusoidal pulsewidth modulation (LS-SPWM) as depicted in Fig. 7.

A sinusoidal reference ( $v_{r e f}$ ) is compared with two levelshifted triangular carriers $\left(\hat{v}_{t r i}\right)$ for switching states computation, followed by a combinational logic circuit, which is used to compute switching signals for each power switch. For a 5-level circuit, the peak of fundamental AC output voltage is

$$
\begin{equation*}
\hat{v}_{a c}=M V_{P N}=\frac{2 M V_{d c}}{1-D_{b}} \tag{6}
\end{equation*}
$$

From this, the maximum peak of fundamental output voltage of 5-level inverter is equal to the DC -link voltage $V_{P N}=$ $2 V_{d c} /\left(1-D_{b}\right)$ at $M=1.0$.

## B. 7-level inverter implementation $(n=3)$

Combinations of two SC-cells at the DC-link increase the number of voltage levels from 5 levels $(n=2)$ to 7 levels $(n=3)$ generated at the AC side without increasing the number of active devices proportionally. The implemented 7-level inverter is shown in Fig. 8 with all possible switching states. The SC has four switching states as shown in Fig. 8(b)-(e) to create level $\mp 1$, $\mp 2$ and $\mp 3$ at the output voltage levels. Fig. 8(b) shows $\mp 1$ level, where all the capacitors are connected in parallel to generate $\widehat{V}_{P N}=V_{C}$ across PN and $\hat{v}_{a c}=\mp V_{C}$ at the output of the Hbridge.


Fig. 8. (a) An example of the 7 -level $(n=3)$ inverter implementation with its operating modes (b) level 1 to create $\hat{V}_{P N}=V_{C}$ and $\hat{v}_{a c}=\mp V_{C}$, (c), \& (d) level 2 to create $\hat{V}_{P N}=2 V_{c}$ and $\hat{v}_{a c}=\mp 2 V_{C}$, (e) level 3 to create $\hat{V}_{P N}=3 V_{C}$ and $\hat{v}_{a c}=\mp 3 V_{C},(\mathrm{f}) \&(\mathrm{~g})$ state $\mathrm{Z}[\mp 0]$ to create $\hat{v}_{a c}=0 \mathrm{~V}$.

There are two redundant switching states to create $\mp 2$ as shown in Fig. 8(c) and Fig. 8(d), where two capacitors are connected in series to generate $\hat{V}_{P N}=2 V_{C}$ across PN and $\hat{v}_{a c}=$
$\mp 2 V_{C}$ at the output of the H-bridge. Level 3 is created by adding the voltage of all the capacitors in series to generate $\widehat{V}_{P N}=$ $3 V_{C}$ across PN and $\hat{v}_{a c}=\mp 3 V_{C}$ at the output of the H-bridge. The additional zero states are created by the H-bridge VSI as discussed before. Similar LS-SPWM as shown in Fig. 7 can be implemented for 7-level as well to control the capacitor and output voltages during the different switching states.

## C. Comparative Summary

The foremost challenging issue for multilevel inverter topologies is related to the number of passive and active components and their voltage/current ratings. To compare the proposed topology with the conventional SC based multilevel inverter topologies, a comparative summary is provided in Table III. The comparison is done considering the required semiconductor devices and SCs for each multilevel inverter. Furthermore, the number of output voltage levels as well as the peak AC output voltage are compared. The voltage stress of components in conventional topologies has a proportional or an exponential relationship with the DC input voltage, however, compared to other topologies, the voltage stress is equal or lower in the proposed topology for the same level of voltages. Moreover, due to voltage gain increasing feature of the proposed topology, the voltage stress and peak AC output voltage are dependent on the boost duty cycle. Moreover, the required passive components and semiconductor devices are less or equal to the components in conventional topologies. For example, considering the same voltage gain ( $D_{b}=0$ ) for a 5-level configuration, the maximum switch voltage stress and the switched capacitor voltage stress of the proposed topology is $V_{d c}$ which is equal or lower than other topologies. Finally, the proposed topology features the capability of quasi-resonant charging of the capacitors (soft-charging), which results in reducing the current spike on the devices and thus enhances the performance by increasing the reliability and lifetime of the inverter.
the voltage and current rating of the selected semiconductor devices are 650 V and above 50 A accordingly.

To select the components of the proposed inverter, a few more things need to be calculated such as boost inductor ( $L_{B}$ ), Switched-capacitors ( $C_{S n 2}$ ) and the output filter ( $L_{f}$, and $C_{f}$ ).

The following parameters are considered for practical design: the switching frequency $\left(f_{s}\right)$ of the inverter is 20 kHz , input voltage $\left(V_{i n}\right)$ is $100-150 \mathrm{~V}$, forward voltage $\left(V_{D}\right)$ of the diode (C5D50065D) is 1.8 V , modulation index $(M)$ is 0.90 , the DClink voltage $\left(V_{P N}\right)$ is 400 V . As the operation of the boost converter in the discontinuous conduction mode (DCM) is load dependant and the power loss in the boot inductor is high due to large current ripples, only the continuous conduction mode (CCM) operation is considered here and the maximum input current ripple is selected $40 \%$ of the average input value. Moreover, a large inductance value in CCM operation helps to alleviate the inrush current problem in the capacitor charging loop to a higher extent.

The boost inductor can be calculated using (7), which depends on the desired input current ripple ( $\Delta I_{\text {in }}$ ), minimum input voltage ( $V_{\text {in_min }}$ ) and output voltage of the boost converter $\left(V_{P N}\right)$. Using (7), the boost inductor value can be found.

$$
\begin{equation*}
L_{B} \geq \frac{V_{\text {in_min }} \times\left(V_{P N}+V_{D}-V_{\text {in_min }}\right)}{\Delta I_{i n} \times f_{S w} \times\left(V_{P N}+V_{D}\right)} \tag{7}
\end{equation*}
$$

The switched-capacitor $C_{S n 2}$ can be calculated by (8) which is dependent on the total capacitor discharging value $\left(Q_{N}\right)$ and the permissible voltage ripple across the applied input voltage $\left(\Delta V_{i n}\right)$ of the system.

$$
\begin{equation*}
C_{S n 2} \geq \frac{Q_{N}}{\Delta V_{i n} V_{i n}} \tag{8}
\end{equation*}
$$

The selection criteria mentioned here are for voltage source type inverters that only need filter inductor at the output to provide filtering for the output waveform. However, to reduce the inductor size, usually a capacitor is used in parallel with the load, and hence, the solution here would be similar to the use of a low

Table III
Comparison of Basic Parameters in Various SWitched-Capacitor Type Multilevel inverter.

| Referred <br> Topology | No. of components |  |  |  | Output voltage levels | $\begin{gathered} \text { Peak of AC } \\ \text { output } \\ \text { voltage }\left(\hat{v}_{a c}\right) \end{gathered}$ | Voltage stress on |  |  |  | Inrush/ spike current |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Switched capacitor n/w |  | H-bridge switch |  |
|  | C | D | S | L |  |  |  | C | S | D |  |
| [10] | $4(n-1)$ | $2(3 n-1)$ | $8 n$ | 0 |  | $2 n+1$ | $\overline{+}(n-1) V_{d c}$ | $(n-1) V_{d c} / n$ | $(n-1) V_{d c} / n$ | $(n-1) V_{d c} / n$ | $(n-1) V_{d c}$ | Yes |
| [18] | $n-1$ | 0 | $4 n$ | 0 | $2^{n}+1$ | $\overline{+} 2^{n-1} V_{d c}$ | $2^{n-1} V_{d c} / n$ | $2^{n-1} V_{d c} / n$ | NA | $2^{n-1} V_{d c}$ | Yes |
| [9] | $n-1$ | $n-1$ | $5 n-1$ | 0 | $2 n+1$ | $\mp(n+1) V_{d c}$ | $(n+1) V_{d c} / n$ | $(n+1) V_{d c} / n$ | $(n+1) V_{d c} / n$ | NA | Yes |
| [19] | $n-1$ | 0 | $3 n+1$ | 0 | $4 n-1$ | $\overline{+}(n+1) V_{d c}$ | $(n+1) V_{d c} / n$ | $(n+1) V_{d c} / n$ | NA | $(n+1) V_{d c}$ | Yes |
| [4] | $n-1$ | $2 n-2$ | $6(n-1)$ | 0 | $2 n+1$ | $\overline{+}(n+1) V_{d c}$ | $(n+1) V_{d c} / n$ | $(n+1) V_{d c} / n$ | $(n+1) V_{d c} / n$ | $(n+1) V_{d c}$ | Yes |
| [13] | $n-1$ | $n-1$ | $3 n-1$ | 0 | $2^{n}$ | $\bar{\mp} 2^{n} V_{d c}$ | $2^{n} V_{d c} / n$ | $2^{n} V_{d c} / n$ | $2^{n} V_{d c} / n$ | $2^{n} V_{d c}$ | Yes |
| [20] | $n$ | $n$ | $2(n+1)$ | 1 | $2 n+1$ | $\mp V_{d c}$ | $V_{d c} / n$ | $V_{d c} / n$ | $V_{d c} / n$ | $V_{d c}$ | No |
| [21] | 2n | 2n | $3 n+1$ | 1 | $2^{n+1}+1$ | $\mp 2^{n} V_{d c}$ | $2^{n} V_{d c} / n$ | $2^{n} V_{d c} / n$ | $2^{n} V_{d c} / n$ | NA | No |
| [22] | $n-1$ | $n-1$ | $2 n+3$ | 0 | $2 n+1$ | $\mp(n+1) V_{d c}$ | $(n+1) V_{d c} / n$ | $(n+1) V_{d c} / n$ | $(n+1) V_{d c} / n$ | $(n+1) V_{d c}$ | Yes |
| [23] | $n-1$ | 1 | $3 n+1$ | 0 | $2^{n}$ | $\mp 2^{n} V_{d c}$ | $2^{n} V_{d c} / n$ | $2^{n} V_{d c} / n$ | NA | $2^{n} V_{d c}$ | Yes |
| Proposed | $n$ | 1 | $3 n+2$ | 1 | $2 n+1$ | $\mp n V_{d c} /\left(1-D_{b}\right)$ | $V_{d c} /\left(1-D_{b}\right)$ | $(n-1) V_{d c} /\left(1-D_{b}\right)$ | NA | $V_{d c} /\left(1-D_{b}\right)$ | No |

## IV. COMPONENT SELECTION GUIDELINES

A component selection guideline at the end is helpful in estimation and selection of the parameters for the practical design. First of all, the voltage and current rating of the active switches and diodes must be selected just above the safety margin. Even though the input DC-link capacitor helps to maintain a constant voltage at the DC-link, there are some small spikes in practice across the semiconductor devices. As a result,
pass LC filter. Fig. 9 shows the waveform of output current ripple factor ( $\Delta I_{\text {factor }}$ ) for a selected modulation index (M) to obtain the maximum ripple factor which helps to calculate the filter inductor value by (10). The maximum ripple factor is approximately 0.25 which, applied in (10) together with a ripple across the inductor of $40 \%$, calculates the required inductance.

$$
\begin{equation*}
\Delta I_{\text {Factor }}=M \sin \left(2 \pi f_{m} t\right)-M^{2} \sin ^{2}\left(2 \pi f_{m} t\right) \tag{9}
\end{equation*}
$$

where $f_{m}$ is the fundamental frequency.

$$
\begin{equation*}
L_{f}=\frac{v_{a c} \times \Delta I_{F a c t o r}}{f_{s} \times \Delta I_{L f}} \tag{10}
\end{equation*}
$$

On the other hand, the filter capacitor $\left(C_{f}\right)$ can be calculated by (11) where the cut-off frequency $\left(f_{c}\right)$ is set to be $10 \%$ of $f_{s}$.


Fig. 9. $\Delta I_{\text {factor }}$ waveform to highlight the maximum ripple factor.

## V. Simulation and Experimental Results

The performance of the proposed topology is first simulated in MATLAB-Simulink using the PLECS toolbox and then verified experimentally with a 500 VA laboratory prototype. Table IV
Parameters and Components used for Simulation and MEASUREMENT.

| Description | Value/Parameter Used |
| :--- | :---: |
| Input voltage $\left(V_{\text {in }}\right)$ | $100-150 \mathrm{~V}$ |
| Output voltage $\left(v_{a c}\right)$ | 230 V |
| Power rating $\left(P_{o}\right)$ | 500 VA |
| Carrier frequency $\left(f_{s}\right)$ | 20 kHz |
| Line frequency $(f)$ | 50 Hz |
| DC-link capacitor $\left(C_{1} \& C_{2}\right)$ | $680 \mu \mathrm{~F}, 250 \mathrm{~V}$ |
| Boost inductor $\left(L_{B}\right)$ | 0.9 mH |
| Filter inductor $\left(L_{f}\right) \&$ capacitor $\left(C_{f}\right)$ | $0.68 \mathrm{mH} \& 4.7 \mu \mathrm{~F}$ |
| Switches $S_{B},\left(S_{C 11}-S_{C 13}\right)$ and $\left(S_{1}-S_{4}\right)$ | $\mathrm{SCT3022AL}$ |
| Boost diode $\left(D_{B}\right)$ | C 5 D 50065 D |
| Load (resistor and inductor) | $500 \mathrm{VA}(90-110 \Omega, 150 \mathrm{mH})$ |
| Controller | $\mathrm{sb}-\mathrm{RIO} \mathrm{GPIC}$ |
| Dead time | 300 ns |



(b)

(c)

Fig. 10. Prototype and measurement platform of 5-level inverter: (a) test setup, (b) top view of the inverter and (c) bottom view of the inverter.

In order to precisely verify the performance of the proposed inverter and to have a fair comparison, the same parameters are used as listed in Table V for both the simulation and experiment. A picture showing the implemented 5-level inverter with measurement setup is shown in Fig. 10. SB-RIO GPIC with LabVIEW software was used to control and modulate the converter. The input voltage $V_{i n}$ was variable from 100 V to 150 V , which is pre-boosted to $\approx 200 \mathrm{~V}$ (voltage across the switch capacitor) to produce 230 V ac at the output of the inverter, which technically can be achieved by varying the duty ratio of the boost switch $\mathrm{S}_{\mathrm{B}}$.


Fig. 11. Measured gate signals: (a) active switch capacitor network switches ( $S_{C 11}, S_{C 12}$ and $S_{C 13}$ ), and (b) H-bridge switches $\left(S_{1}-S_{4}\right)$.

(a)

(b)

Fig. 12. Voltage stress on switches: (a) simulated and measured voltage stress on switches $S_{B}, S_{C 12}, S_{C 11}$, and $S_{C 13}$, and (b) simulated and measured voltage stress on H-bridge switches $\left(S_{1}-S_{4}\right)$.

The switch capacitor circuit boost the DC-link voltage to make it $\approx 2 \times 200 \mathrm{~V}=400 \mathrm{~V}$, which is required to produce 230 $\mathrm{V}(230 \times \sqrt{2} / \mathrm{M}) \mathrm{V}$. Details of simulation and experimental results are systematically presented as follows.

Fig. 11 shows the pulse-width modulation signals generated for all switches in active switch capacitor network ( $S_{C 11}, S_{C 12}$ and $\left.S_{C 13}\right)$ and the H-bridge $\left(S_{1}-S_{4}\right)$. Fig. 12 to Fig. 15 shows the waveforms of the inverter when the input voltage is 140 V . The corresponding voltage stress on switches are illustrated in Fig. 12.

The voltage stress on the switch in the switch capacitor network is half of the H-bridge circuit switches. Hence, the maximum voltage stress on the switch is 400 V for all switches
in the H -bridge and 200 V for the switches in the switched capacitor network.

Fig. 13 shows the waveform of the input voltage and the DClink capacitor voltages. The variable DC-link voltage $\left(V_{P N}\right)$ level is created by the step-up converter, where the magnitude of the SC voltage is dependent on the duty cycle $\left(D_{b}\right)$ of the pre-boost converter. The input voltage of 140 V is pre-boost to 192 V (using $D_{b}=0.3$ ) across the DC-link capacitors as shown in Ch3 and Ch4 of the measured waveform. The measured peak-to-peak voltage ripple of the SC is $8 \mathrm{~V}(8 \mathrm{~V} / 192 \mathrm{~V}=5 \%)$ and they are self-balanced due to the parallel operation of the switching network. Using this capacitor voltage, the SC generates the variable voltage of 192 V and 384 V across P and N in steps (Ch2).


Fig. 13. The input voltage, DC-link voltage, voltage across the switchedcapacitors: (a) simulation waveform, and (b) corresponding experimental waveform.


Fig. 14. The inverter voltage without filter, output voltage and current after the LC filter for resistive (R) load: (a) simulation waveform, and (b) corresponding experimental waveform.


Fig. 15. 5-level voltage and voltage and current after the LC filter output voltage in reactive power condition ( $\cos \varphi=0.9$ ): (a) simulation waveform, and (b) corresponding experimental waveform.

Fig. 14 shows the inverter input/output voltage and current waveforms with clear five levels in the output voltage with a clear sinusoidal output voltage and current. The RMS value of the output voltage and current is 230 V and 2.3 A . The reactive
power operation mode is also tested as shown in Fig. 15 with a power factor of 0.9 (inductive). The inverter still produces goodquality voltage and current waveforms without high distortion (THD < $2.1 \%$ ).


Fig. 16. The input voltage, DC-link voltage, voltage across the switchedcapacitors: (a) simulation waveform, and (b) corresponding experimental waveform.


Fig. 17. The inverter voltage without filter, output voltage and current after the LC filter for resistive (R) load: (a) simulation waveform, and (b) corresponding experimental waveform.


Fig. 18. Measured waveforms at $\varphi=25^{\circ}$ showing inverter input/output voltage and current waveforms.

Further, to illustrate the benefits of the proposed topology in a wide input voltage range, a lower input voltage of 102 V is applied, whilst operating the converter at the same power and output voltage (Fig. 16 to Fig. 18). As shown in Fig. 16, the SC voltage is maintained constant at approximately 200 V using $D_{b}=0.5$ to produce the variable DC-link voltage of 192 V and 384 V across P and N in steps (Ch2).

As shown in Fig. 17, the output voltage is clearly 5 -level with clean sinusoidal output voltage and current of 225 V and 2.18 A respectively. The operation of the converter delivering reactive
power to the AC side is also tested at $\varphi=-25^{\circ}$ as shown in Fig. 18.


Fig. 19. Measured waveform of the 7-level inverter: (a) the input voltage, voltage across the switched-capacitors and (b) inverter voltage, output voltage and current after using the LC filter for resistive (R) load.

Some measurement results from the 7 -level $(n=3)$ inverter are also presented at the end to support the analysis made in Section II. In this case, the Simulink model is implemented in OPAL-RT to get some useful results from the real-time model, such as 7 -level output voltage, capacitor voltages and input and output voltages as shown in Fig. 19. The presented results show the efficacy of the proposed concept for any level inverter.

The losses on power devices have been calculated for 5 -level, and 7 -level configurations (see Fig. 20). A detailed thermal analysis and loss calculation using PLECS software can be found in the previous literature [24]. It can be seen that in 7-level configuration, the power loss in SC network is increased by $4 \%$ due to additional SCs used for level extension.

The calculated full load efficiency for 7 -level configuration is $95.45 \%$, which is $1.05 \%$ lower than that of the same condition for 5-level configuration. In both cases, a large part of the losses occurs in boost converter that can be reduced by using a switch with lower $R_{d s_{-} \text {on }}$ and by replacing the boost diode with a MOSFET. Moreover, the second considerable part of the losses is related to the H -bridge switches for both cases and the losses in the passive components are considerably low.

The overall efficiency of the proposed converter (when $n=2$ ) is investigated and compared between the calculated and experimental results for different load levels as depicted in Fig. 21. Fig. 21 (a) shows the losses on each power device where the
maximum loss occurs through the boost components. The efficiency of the prototype is measured by a FLUKE 345 power quality clamp meter. The maximum measured efficiency is $98.40 \%$ with the input voltage of 141 V and the load level of $25 \%$ of the full load. Moreover, the lowest efficiency measurement is $93.90 \%$ which is at the full load condition with the lowest input voltage level of 102 V .

(b)

Fig.20. Loss distribution analysis for full load condition (500VA), (a) 5-level configuration, and (b) 7-level configuration.


Fig. 21. 5-levels inverter prototype for two input voltages ( $V_{i n}=141 \mathrm{~V}$, and $V_{i n}=$ 102 V ), (a) loss distribution for each power device, and (b) power conversion efficiency.

In Fig. 21 (b), the efficiency curves are illustrated for two different input voltages where the calculated results quite match with the experimental results. Due to miscellaneous losses, there are some differences between the measured and calculated efficiency at different load conditions. The calculated efficiency varies from $96.50 \%$ to $98.56 \%$ when the input voltage is 141 V and the experimental measurement varies from $94.50 \%$ to $98.40 \%$. On the other hand, when the input voltage is changed to 102 V for $50 \%$ boost duty cycle, the calculated efficiency varies from $95.35 \%$ to $98.50 \%$ and the measured efficiency varies from $93.90 \%$ to $97.70 \%$.

## VI. CONCLUSION

A new $(2 n+1)$-level inverter has been presented in this paper with boost capability. The proposed inverter can increase the voltage level with a single low input voltage source and benefit from low voltage stress on the semiconductors. The theoretical analysis of the proposed topology is derived and presented in detail. The proposed topology features many advantages when compared with various suggested single input SC-based ( $2 n+1$ )level inverter topologies, namely scalability, utilization of a low number of semiconductors, low voltage stress, high efficiency and power density, low cost and size, and simple modulation control. In addition, the comparison with existing single-phase multi-level inverters verifies that the proposed inverter is a viable and efficient solution when it is required to supply from a low voltage DC source. Furthermore, the simulation and experimental waveforms of an example 500 VA prototype are presented to show the validity of the proposed inverter.

## REFERENCES

[1] Technology Road Map Solar Photovoltaic Energy, Int. Energy Agency (IEA), Paris, France, 2014.
[2] L. Zhang, K. Sun, Y. Xing, and J. Zhao, "A family of five-level dual-buck full-bridge inverters for grid-tied applications," IEEE Trans. Power Electron., vol. 31, no. 10, pp. 7029-7042, Oct. 2016.
[3] M. Saeedian, M. E. A. Firouzjaee, S. M. Hosseini, J. Adabi, and E. Pouresmaeil, "A Novel Step-Up Single Source Multilevel Inverter: Topology, Operating Principle and Modulation," IEEE Trans. Power Electron., vol. 34, no. 4, pp. 3269-3282, Apr. 2019.
[4] Y. Ye, K. W. E. Cheng, J. Liu, and K. Ding, "A step-up switched-capacitor multilevel inverter with self-voltage balancing," IEEE Trans. Ind. Electron., vol. 61, no. 12, pp. 6672-6680, Mar. 2014.
[5] A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-pointclamped PWM inverter," IEEE Trans. Ind. Appl., vol. IA-17, no. 5, pp. 518-523, 1981.
[6] T. Bruckner, S. Bernet, and H. Guldner, "The active NPC converter and its loss-balancing control," IEEE Trans. Ind. Electron., vol. 52, no. 3, pp. 855-868, 2005.
[7] D. Leuenberger, and J. Biela, "Comparison of a soft switched TCM TType inverter to hard switched inverters for a 3 phase PV grid interface," in Proc. 15th Int. IEEE Power Electron. Motion Control Conf. (EPE/PEMC), 2012, pp. LS1d.1- LS1d.8.
[8] V. Dargahi, A. K. Sadigh, M. Abarzadeh, S. Eskandari, \& K. A. Corzine, "A new family of modular multilevel converter based on modified flyingcapacitor multicell converters," IEEE Trans. Power Electron., vol. 30, no. 1, pp. 138-147, Jan. 2015.
[9] A. Taghvaie, J. Adabi, and M. Rezanejad, "A Self-balanced Step-up Multilevel Inverter based on Switched-Capacitor Structure," IEEE Trans. Power Electron., vol. 33, pp. 199-209, Jan. 2018.
[10] O. C. Mak and A. Ioinovici, "Switched-capacitor inverter with high power density and enhanced regulation capability," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 45, no. 4, pp. 336-347, Apr. 1998.
[11] M. S. Chan, \& K. T. Chau," A new switched-capacitor boost-multilevel inverter using partial charging," IEEE Trans. Cir. Sys. II: Exp. Brief, vol. 54, no.12, pp.1145-1149, Dec. 2007.
[12] N. A. Rahim, M. F. M. Elias, and W. P. Hew, "Transistor-clamped Hbridge based cascaded multilevel inverter with new method of capacitor voltage balancing," IEEE Trans. Ind. Electron., vol. 60, no.8, pp.29432956, Aug. 2012.
[13] R. Barzegarkhoo, H. M. Kojabadi, E. Zamiry, N. Vosoughi, and L. Chang, "Generalized Structure for a Single Phase Switched-Capacitor Multilevel Inverter Using a New Multiple DC Link Producer With Reduced Number of Switches," IEEE Trans. Power Electron., vol. 31, pp. 5604-5617, Aug. 2016.
[14] S. A., Amamra, K., Meghriche, A., Cherifi, \& B. Francois, "Multilevel inverter topology for renewable energy grid integration," IEEE Trans. Ind. Electron., vol. 64, no. 11, pp. 8855-8866, Nov. 2017.
[15] S. R., Raman, Y., Ye, \& K. E. Cheng, "Multi-Input Switched-Capacitor Multilevel Inverter for High-Frequency AC Power Distribution" IEEE Trans. Power Electron., Vol. 33, No. 7, pp. 5937-5948, Jul. 2018.
[16] Y. P. Siwakoti, "A new six-switch five-level boost-active neutral point clamped 5L-Boost-ANPC) inverter," in Proc. IEEE Applied Power Electron. Conf. Expo. (APEC), San Antonio, TX, Mar. 2018, pp. 24242430.
[17] B. Shaffer, H. A. Hassan, M. J. Scott, S. U. Hasan, G. E. Town, and Y. Siwakoti, "A common-ground single-phase five-level transformerless boost inverter for photovoltaic applications," in Proc. IEEE Applied Power Electron. Conf. Expo. (APEC), San Antonio, TX, Mar. 2018, pp. 368-374.
[18] Y. Liu and F. L. Luo, "Multilevel inverter with the ability of self-voltage balancing," IEE Proc. Elect. Power Appl., vol. 153, no. 1, pp. 105-115, Jan. 2006.
[19] Y. Hinago and H. Koizumi, "A switched-capacitor inverter using series/parallel conversion with inductive load," IEEE Trans. Ind. Electron., vol. 59, no. 2, pp. 878-887, Feb. 2012.
[20] J. Zeng, J. Wu, J. Liu, and H. Guo, "A Quasi-Resonant Switched-Capacitor Multilevel Inverter With Self-Voltage Balancing for Single-Phase HighFrequency AC Microgrids," IEEE Trans. Ind. Informatics, vol. 13, no. 5, pp. 2669-2679, Oct. 2017.
[21] H. K. Jahan, M. Abapour, K. Zare, S. H. Hosseini, F. Blaabjerg, and Y. Yang, "A Multilevel Inverter with Minimized Components Featuring Selfbalancing and Boosting Capabilities for PV Applications." IEEE J. Emerg. Sel. Top. Power Electron., Jun. 2019.
[22] B. Ebrahim, and S. S. Gowgani. "Hybrid multilevel inverter using switched capacitor units." IEEE Trans. Ind. Electron., vol. 61, no. 9, pp. 4614-4621, Sept. 2014.
[23] N. Bac-Bien, M. Nguyen, J. Kim, and F. Zare, "Single-phase multilevel inverter based on switched-capacitor structure." IET Power Electron., vol. 11, no. 11, pp. 1858-1865, Jun. 2018.
[24] M. N. H. Khan, M. Forouzesh, Y. P. Siwakoti, L. Li, T. Kerekes and F. Blaabjerg, "Transformerless Inverter Topologies for Single-Phase Photovoltaic Systems: A Comparative Review," IEEE J. Emerg. Sel. Top. Power Electron., Apr. 2019.

