Aalborg Universitet



Active Power Cycling Test Bench for SiC Power MOSFETs - Principles, Design and Implementation

Baba, Sebastian; Gieraltowski, Andrzej; Jasinski, Marek Tomasz; Blaabjerg, Frede; Bahman, Amir Sajjad; Zelechowski, Marcin

Published in: I E E E Transactions on Power Electronics

DOI (link to publication from Publisher): 10.1109/TPEL.2020.3018535

Publication date: 2021

Document Version Accepted author manuscript, peer reviewed version

Link to publication from Aalborg University

Citation for published version (APA):

Baba, S., Gieraltowski, A., Jasinski, M. T., Blaabjerg, F., Bahman, A. S., & Zelechowski, M. (2021). Active Power Cycling Test Bench for SiC Power MOSFETs - Principles, Design and Implementation. *I E E Transactions on Power Electronics*, *36*(3), 2661-2675. Article 9173720. Advance online publication. https://doi.org/10.1109/TPEL.2020.3018535

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
 You may not further distribute the material or use it for any profit-making activity or commercial gain
 You may freely distribute the URL identifying the publication in the public portal -

Take down policy

If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.

Active Power Cycling Test Bench for SiC Power MOSFETs - Principles, Design and Implementation

Sebastian Baba, Graduate Student Member, IEEE, Andrzej Gieraltowski, Marek Jasinski, Senior Member, IEEE, Frede Blaabjerg, Fellow, IEEE, Amir S. Bahman, Senior Member, IEEE, and Marcin Zelechowski

Abstract—One way to achieve the best in class reliability is the implementation of a Design for Reliability methodology into the design process in order to estimate the lifetime of each individual critical component, based on proper reliability models for failure modes. The main drawback of the above-mentioned approach is that it relies on handbook-based reliability models, which usually are only accurate for particular components. This fact causes the necessity to develop a testing procedure for SiC power MOSFET, to determine its reliability model parameters. Such model could be further implemented in the Design for Reliability methodology for the high performance power supply design process. In this paper, a cost effective and industrial friendly laboratory setup for Active Power Cycling of SiC power MOSFETs in SOT-227b housing is presented. By this example, various control strategies for accelerated lifetime testing, degradation indicators for wear out condition monitoring and junction temperature estimation methods are compared on their impact on test results and complexity in either laboratory setup and its maintenance procedure. Technical issues related to the start-up of Active Power Cycling test and failure detection algorithm are discussed. Finally, test results for SiC power MOSFETs subjected to over 63355 power cycles are presented.

Index Terms—Semiconductor device reliability, Power MOS-FETs, Reliability engineering

I. INTRODUCTION

Power electronics is widely used in many industries - e.g. electric drives as part of transmission lines in factories or the mining industry, DC-DC converters as the output stage in battery charger systems, AC-DC converters as active rectifiers in modern high performance power supplies, etc. [1]. So the reliability of the whole complex industrial system is highly dependent on the reliability of the power electronic converters used in such a system.

The Design for Reliability (DfR) methodology is widely used to increase the reliability of all sort of complex systems

Manuscript received April 07, 2020; revised June 30, 2020; accepted August 05, 2020. This work was supported in part by the Polish Ministry of Science and Higher Education Department under first edition of "Doktorat wdrozeniowy" programme.

S. Baba, A. Gieraltowski and M. Zelechowski are with the Research and Development Department, TRUMPF Huettinger Sp. z o.o., Zielonka 05-200, Poland (e-mail: sebastian.baba@trumpf.com; andrzej.gieraltowski@trumpf.com; marcin.zelechowski@trumpf.com).

M. Jasinski is with the Institute of Control and Industrial Electronics, Warsaw University of Technology, Warsaw 00-662, Poland (email:mja@isep.pw.edu.pl).

F. Blaabjerg and A. S. Bahman are with the Center of Reliable Power Electronics, Department of Energy Technology, Aalborg University, Aalborg 9220, Denmark (e-mail: fbl@et.aau.dk; asb@et.aau.dk).

and is based on a simple idea - the reliability of each component should be assessed for pre-defined stress levels to estimate Mean Time To Failure (MTTF) of the whole system (e.g. power electronic converter [2], [3]) or subsystem (e.g. single DC-DC converter from a PV farm [4]). It consists of the following steps [5], [6]:

1

- 1) mission profile and environmental parameters definition,
- 2) system-level mission profile evaluation,
- 3) circuit modelling,
- 4) stressors levels evaluation for critical components,
- 5) reliability evaluation for critical components,
- 6) system-level reliability assessment.

A good example of a power electronic converter which has to meet high reliability requirements is a water-cooled power supply for plasma processing applications. Plasma processing techniques are widely used for e.g. integrated circuit or LCD screen manufacturing. A typical manufacturing process may consists of 50 - 300 different steps. In each step of the process, a different mixture of gases is injected into a plasma chamber to build up a nanometer-thin layer. If only a single step were interrupted, e.g. by power converter failure, the sputtered layer would be distorted, which might significantly change the properties of the whole stack-up. In such case, the manufactured batch of product would be wasted, causing significant financial losses. Thus, demand for high reliability of the equipment used in a manufacturing process is easy to understand. In this case, the DfR methodology could be used as follows. First, the expected mission profile has to be defined - output voltage/current/power, on time, off time, application (e.g. substrate bias [7], magnetron sputtering [8], etching [9]), etc. Then, environmental parameters have to be included - e.g. ambient temperature, coolant temperature, relative humidity, mains voltage, etc. Based on these data, a mission profile for the whole system and its subsystems is defined - e.g. power demand and cooling capabilities. Those curves are the input data in the next step of the DfR methodology - circuit modelling, which has to be performed to determine e.g. power losses and exact stress levels for the chosen critical components. In the next step, the MTTF for component should be estimated based on the calculated stress levels and known Probability Density Function (PDF). Lastly, the overall lifetime of power semiconductors, subsystems and the whole system should be calculated. One drawback of this approach is that for each critical component, e.g. power semiconductors, there are numerous different failure

modes and each of them are accelerated by various stressors. Therefore, PDF parameters for each failure mode should be presented as a function of stress level for better accuracy [10]. Another problem is that the parameters of PDF of each failure mode are unique for each component as they depend on the structure of the component (e.g. thickness and length of wire bonds) and manufacturing process (e.g. cooling ramp) of the power semiconductor itself. Typically, PDFs are defined during the reliability testing - a timely analysis to wear out - of a pristine device. For this purpose Accelerated Lifetime Testing (ALT) is used, to accelerate the aging of devices and to obtain reliability data in a short time.

The experiments presented above have main obstacles related to the DfR methodology - proper lifetime estimation requires detailed knowledge about used components. Unfortunately, such data as PDFs are difficult to obtain for customers. This fact provides a motivation to start studying an easy and low-cost reliability model parameter evaluation.

The main advantages of SiC power MOSFETs over Si devices are their 300-400 times lower on-state channel resistance $(R_{DS_{on}})$ and significantly lower parasitic capacitance, which allows for operation at higher switching frequencies [11]. A third advantage of SiC MOSFETs over Si equivalents is their higher maximum junction temperature (T_J) [12]. These properties make the SiC power device perfect to fit for specialized, high performance power supplies for industrial applications. An excellent example of such a non-typical power converter is the above-mentioned power supply for plasma processing systems.

For this purpose, a reliability model parameter identification for 1200 V, 70 A SiC power MOSFETs has been initiated, as this device technology is becoming increasingly popular in the power electronics industry, due to the recent qualification of SiC power modules for the automotive industry [13].

This paper presents a comparison of different strategies for ALT of encapsulated semiconductor devices and technical issues related to the start-up of such tests in the scope of complexity of laboratory setups themselves and their impact on test results. In addition, the current status of reliability modeling of Si and wide-band gap power MOSFETs is presented. Based on this evaluation, Active Power Cycling (APC) of SiC power MOSFETs in SOT - 227b housing is defined as an interesting new research case study.

In section II the methodology of accelerated testing is presented with a detailed comparison of power cycling and thermal cycling, using different end-of-life criteria and challenges related to the interpretation of ALT results. Moreover, the impact of different heating profiles on the test results is also discussed. Afterwards, in section III, technical issues related to the preparation of ALT for semiconductor devices are presented. As a result, the practical realisation of different control strategies, junction temperature estimation methods and health indicator measurement procedures are discussed. The presented evaluation was performed during the preparation of a laboratory setup for APC of SiC power MOSFETs in an SOT - 227b housing. The main technical aspects of this laboratory setup are presented in section III. In addition, the impact of methodical and technical aspects on overall cost of laboratory setup and testing procedure are presented across these sections. In section IV, test results are presented - how electrical parameters of tested MOSFETs changed over time, how many samples failed during testing and what was the rootcause of the failures detected. Finally, in section V conclusions are given and summary of all the results presented.

2

II. ACCELERATED LIFE TEST METHODOLOGY

In the case of encapsulated power semiconductors (power MOSFETs, diodes, IGBTs, etc.) the main stressors are maximum junction temperature [14], temperature swing during a single thermal cycle [15], blocking voltage [16], relative humidity [17] and gate voltage [18]. Each of these stressors accelerate at least one of the following failure modes, which are typical for encapsulated power semiconductors: solder delamination, solder joint fatigue, bond wire lift-off [19], bond wire heel-cracking [20], brittle cracking [21], corrosion [22], gate oxide time dependent breakdown [23], single event effects [24], etc. Various researchers have shown that such failures can be modeled with a proper PDF [25]. One of the known examples of such an approach is the usage of a Weibull model to describe fatigue of solder interconnection [26] or time-dependent dielectric breakdown in SiC power semiconductors [27]. Typically, researchers have used Thermal Cycling (TC) and Power Cycling (PC), referred also as passive and active cycling respectively, for reliability evaluation of power semiconductors [28] - [29]. These studies showed that several challenges in power cycling have to be resolved in order to obtain reliable and accurate test results, which are suitable for lifetime estimation of power semiconductors. These challenges may be divided into two groups: methodical and technical. In this section, only methodical challenges are presented - the technical topics are more broadly discussed in section III.

A. Thermal and Power Cycling

There are two main approaches for power cycling of semiconductor devices. The first one is to keep temperature swing constant over the test progress, to investigate the physical basis of fatigue failures - crack expansion rate, progress of delamination or grain growth in the solder joint [30] - [31]. The main idea behind such an approach is to monitor pre-defined electrical, physical or chemical parameters, also called health indicators, in order to make an indirect lifetime estimation of the tested device. Furthermore, such test results may be used to implement the physical laws of fatigue into FEM-models and to adjust those models to reality [32].


A standard approach is to consider the tested semiconductor as a black box and to develop an empirical model. In such a case, the power level is kept constant during test instead of temperature swing. As Device Under the Test (DUT) degrades, the thermal impedance increases, causing higher peak junction temperature during pulse time, which additionally accelerates the degradation mechanism. Therefore, when the test was performed without the self-acceleration mechanism, the lifetime of the power module was approximately three times longer, as presented in [28] - [33]. Such a large difference is caused by a significant distinction in physics of failure induced during TC and APC. In case of thermal cycles, due to the technical limitations of thermal chambers, the temperature slope is quite low - it varies from $50 \frac{^{\circ}C}{min}$ to $70 \frac{^{\circ}C}{min}$. In contrast, the temperature slope during power cycles is limited only by the thermal capacitance of the heatsink used for the cooling of DUTs, which may result in a theoretical thermal gradient over $1.8 \frac{^{\circ}C}{ms}$. Therefore, mechanical stress in the tested structure, induced by differences in the thermal expansion coefficients between SiC structure, solder joint and bond wire, is much higher in the case of APC [34].

The next issue is to determine a proper heating phase (Ontime pulse) and cooling phase duration (Off-time pulse). An example of a power and temperature envelope during a single cycle is shown in Fig. 1. A typical approach is to decrease the annealing and tempering time (also called "dwell time") to shorten the overall cycle period and, as a result, shorten the whole test duration. Unfortunately, the mechanical tensions present inside the tested power semiconductor slowly relaxes during the dwell time. In such a case, an excessive reduction of dwell time may result in shortening the lifetime of the tested sample, as was presented in [35], through extended impact of the mechanical tensions on the semiconductor structure. As a result, thermal cycles or mild-slope power cycles with long dwell-time are preferable for e.g. solder delamination and grain growth, unlike short power cycles, which mostly introduce bonding-related failure modes. These facts stress the importance of testing power semiconductors in conditions close to real application.

Summarizing the discussion, the APC test becomes a better representation of real-life applications. In a typical power electronic converter, there will be no compensation of selfacceleration of degradation mechanisms within power semiconductors - a power supply works with a specific load and has to deliver the desired amount of power to it, without considering which operation conditions the power electronic components within. It is important to remember, that in real applications not only does the MOSFET degrade, but also the thermal interface between module and heatsink. This phenomenon will additionally increase the junction temperature swing for the same dissipated power level. The abovementioned facts suggest that APC is a more suitable approach for establishing an empirical reliability model of power semiconductors than TC.

B. End-Of-Life Criteria

The next fundamental decision with a significant impact on both the design of accelerated lifetime test and the chosen end-of-life (EOL) criteria. Typical degradation indicators for SiC power MOSFETs are: gate leakage current $(I_{GS_{lk}})$, drain leakage current $(I_{DS_{lk}})$, threshold voltage $(V_{GS_{th}})$, channel resistance $(R_{DS_{on}})$, body diode forward voltage drop (V_{fwd}) and thermal impedance $(Z_{TH_{jc}})$ [36]. All of these parameters are useful; however, none of them is universal as each of the listed health indicators is related to a different degradation mechanism. Thus, a proper health indicator should be defined during the design of ALT which is suitable for the failure mode under examination.



3

Fig. 1. Typical heating cycle for accelerated lifetime testing procedure with distinguished particular cycle steps.

As presented in [37], gate leakage current and drain leakage current may not change at all in the lifespan of the tested semiconductor, while there are significant changes in channel resistance or body diode voltage. On the other hand, multiple studies [38], [39] have shown that both $I_{GS_{lk}}$ and $I_{DS_{lk}}$ have a spike just before the power MOSFET has a fatal failure. Both of these indicators are strictly related to the state of the semiconductor chip itself, as the gate leakage current increases sharply when the gate oxide fails. Similarly, drain-source leakage current spikes after the failure of a single MOSFET cell inside the chip. Another health indicator, which describes the state of the gate oxide is the threshold voltage. In contrast to gate leakage current, this parameter changes slowly over the lifespan of the power MOSFET, according to the gate oxide degradation progress.

A well-known health indicator used in APC testing of power modules is thermal impedance. This parameter changes as solder between either semiconductor chip and Direct Bonded Copper (DBC) or DBC and baseplate delaminates, due to degradation of the soldering between them [40].

The electrical parameters commonly used for evaluation of aging in bond wires are channel on-state resistance and body diode voltage drop [36]. These two indicators seem to be equivalent, but such hypothesis might be misleading. As presented in Fig. 2, $R_{DS_{an}}$ measured at the terminals of encapsulated power MOSFET consists of components like: solder resistance (R_S) , bond wires resistance (R_B) , drain and source terminal resistance (R_T) , channel resistance (R_{Ch}) , accumulation region resistance (R_A) , JFET region resistance (R_{JFET}) , drift region resistance (R_D) and N+ region resistance (R_{Subs}) [37]. As MOSFETs R_{ch} is dependent on gate threshold voltage $(V_{GS_{th}})$ and R_A is dependent on flat-band voltage (V_{FB}) , $R_{DS_{an}}$ increases according to the degradation of the gate oxide, as both threshold voltage and accumulation region resistance suffer degradation due to the drift in the interface charge. In contrast, V_{fwd} measured at the sourcedrain terminals is not gate threshold voltage dependent, but contains still interconnection resistance. Because of this, it should remain constant throughout all APC test, until the bond wire fails.

Typical EOL criteria for the presented health indicators are summarized in Table I. Various researchers have proved




Fig. 2. Simplified diagram of encapsulated power MOSFET with marked chosen physical components of on-state channel resistance.

 TABLE I

 END OF LIFE CRITERIA FOR SIC POWER MOSFETS

Parameter Threshold		0	V_{fwd} +2%


that such drift from nominal values corresponds to significant degradation of the tested semiconductor device. This approach will shorten the duration of ALT, but has a significant drawback - it does not provide any information about how long the damaged sample will work before a fatal failure. This is not critical in the case of accelerated tests designed for scientific purposes like investigation of the physical basis of fatigue failures; nevertheless, it becomes significant in the case of building an empirical reliability model for commercial purposes. According to the conduced tests (see Figs. 3 -4, Table II), the tested samples reached EOL criteria after only 8395 power cycles, while the first recorded fatal failure happened after 16283 cycles. This knowledge provides vast possibilities to be exploited - e.g. by warning the end-user of the power electronic converter about incoming failures. A detailed description of testing conditions, $R_{DS_{on}}$ measurement procedure and test results are presented in section IV.

TABLE II Test results for SiC power MOSFETs operating with $105^{\circ}C$ temperature swing

Sample number	Cycle count	Failure description
6B	16283	Drain-Source shorted
11B	16756	Gate-Source shorted, Drain-Source open
10B	18975	Drain-Source shorted
3B	24643	Drain-Source shorted
9B	33100	Gate-Source shorted (~ 4 $\Omega),$ Drain-Source shorted (~ 3.5 $\Omega)$
1B	33163	Drain-Source shorted
5B	33359	Drain-Source shorted

C. Extrapolation of lifetime model

The last methodical question is whether the lifetime model extracted from ALT allows an accurate reliability estimation



4

Fig. 3. Interpolated values of 12 SiC power MOSFETs, typical on-state channel resistance during APC test. Visible oscillations and decrease in on-state channel resistance before failure are caused by measurements dispersion and they are within confidence boundaries.




Fig. 4. Graphical representation of ALT results for SiC power MOSFETs subjected to $105^{\circ}C$ temperature swing. Median ranks of recorded failures allowed for linear regression (black line) and extrapolation of unreliability function (pink line). The dashed pink lines represent 5% confidence interval.

in the whole range of expected stress levels to be conducted. It is interesting how the lifetime estimation accuracy varies for the following issues:

• Low temperature swing - below $40^{\circ}C$.

As presented in [41], strong experimental evidence suggests that the degradation process accelerates toward EOL. Therefore, it is possible to define *linear* and *non-linear* ageing phases for thermomechanical failure modes. Although low ΔT temperature swings do not significantly contribute to lifetime consumption during the linear stage of the ageing process, this impact is no longer negligible whenever solder crack initiates or the bond-wire starts to lift-off and the power semiconductor reaches its lifetime non-linear stage. In addition, in the linear ageing phase of the power semiconductor, some of the materials used for manufacturing remain in the

5

elastic region. When these materials reach the plastic region, their hysteresis stress-strain plots are shifted, which results in their deformation after subjecting the power semiconductor to thermomechanical stress. Therefore, the power semiconductor reaches the non-linear ageing phase. In this case, it is expected that a reliability model extracted from ALT results may introduce an underestimation of the power MOSFET useful lifetime for low temperature swing.

• Different t_{ON}/t_{OFF} ratio and duration of the power cycle or different power profile.

As mentioned in section II-A, the heating profile has a significant impact on the test results due to the change in the leading failure mode. In this case, the reliability model would only be correct for very specific heating profiles - the same as used during ALT. This leads to the following questions: How to extrapolate lifetime estimation for different heating profiles (e.g. different duty cycle and period)? What would the lifetime estimation error be if this relationship between the duty cycle of the heating profile and power MOSFET reliability were ignored?

• Switching losses instead of conduction losses. In typical applications (e.g. AC-DC converter, DC-DC converter) the power MOSFET is subjected to high switching losses and a small part of conduction losses, which might also impact on lifetime estimation accuracy.

These questions are fundamental for practical applications of reliability modelling, as long-term tests are expensive and time-consuming. Unfortunately, this makes it extremely difficult to prepare multiple tests, each optimized for different failure modes, due to lack of economic justification. To overcome this challenge, these failure modes (solder delamination, solder joint fatigue, bond wire lift-off, bond wire heel-cracking, brittle cracking) shall be considered as one - *fatigue-like failure mode*. By implication, the laboratory setup described in this paper was designed and optimized to induce these types of failures.

III. ALT LABORATORY SETUP FOR ENCAPSULATED DISCRETE SIC POWER MOSFETS

A. Power MOSFET junction temperature estimation methods for ALT testing

One of the main technical issues in ALT is an accurate junction temperature measurement method suitable for APC. Both direct and indirect measurement methods were successfully utilized in [42], [43]. The impact of junction temperature measurement accuracy on power semiconductor lifetime estimation becomes visible after analysis of the CIPS2008 model of PC-induced failures in Si power IGBTs [44]. As presented in [45], 5% temperature measurement error for $80^{\circ}C$ temperature swing may introduce over 31% relative error in lifetime estimation expressed in number of cycles. In case of encapsulated power MOSFETs, a practical realization of accurate junction temperature measurement is especially challenging, as the utilization of any direct method is impossible.

The main disadvantage of the indirect temperature methods is a rather small change of the measured signal with temperature [46]. This fact significantly increases the complexity and price of equipment used for T_J estimation based on Thermo-Sensitive Electrical Parameters (TSEP) monitoring. In addition, power MOSFETs TSEP (e.g. $R_{DS_{on}}$, $V_{GS_{THLD}}$, $I_{DS_{lkg}}$, etc.) changes as chip and bond wire degradation progresses. This fact is especially unfortunate as an accurate T_J estimation would require a periodic calibration procedure, which would significantly increase the maintenance cost of an accelerated life test.

For these reasons, a different approach has been chosen for the presented laboratory setup. Junction temperature is estimated based on monitored baseplate temperature (T_C) , dissipated power (P_L) and known initial thermal impedance between junction and case $Z_{TH_{J-C}}$. As stated previously, thermal impedance changes over time due to degradation of soldering between either chip and DBC or DBC and baseplate. Therefore, this method allows to determine only the initial conditions - e.g amplitude of junction temperature swing for fresh samples. This approach is allowed as the presented APC test is designed for empirical reliability model extraction and the self-acceleration the of the degradation mechanism is a desired phenomenon. Thus, discussed test will result in the useful lifetime of SiC power MOSFETs (defined as number of power cycles) as a function of initial amplitude of T_J swing. The estimated junction temperature can be expressed as:

$$T_J = P_L \cdot Z_{TH_{J-C}} + T_C \tag{1}$$

The main drawback of the model-based junction temperature estimation method is the relationship between thermal model parameters, environmental conditions and the placement of the reference temperature sensor [47]. One possibility to overcome this flaw and increase T_J estimation accuracy is measurement and identification of $Z_{TH_{I-C}}$ parameters (e.g. with a particle swarm optimization algorithm [48]) for a sample placed in the ALT laboratory setup. Then, if it is desired to monitor T_J during the test, this calibration procedure has to be repeated periodically to maintain estimation accuracy at a satisfactory level. This however increases the maintenance cost of the ALT procedure. Another possible solution for accurate T_J monitoring for ALT of power semiconductors, is the preparation of a complex, time-dependent thermal impedance model, which covers variations of lumped parameters caused by degradation or operating conditions, as presented in [49]. These flexible RC parameters can be extracted with Finite Element Modelling (FEM) and be verified or calibrated with proper experiments. The main drawback of this method is the amount of time and effort spent on identification of thermal model parameters, which increases the investment cost of ALT test. An alternate approach is to prepare a reliability model based on *case temperature* instead of *estimated junction temperature*; however, such an approach difficults any attempts of reliability-oriented comparative study between different types of power MOSFETs. Therefore, it would only be useful for internal purposes of industrial consumer of power electronics e.g. to estimate the useful lifetime of an SiC power MOSFET based on actual stress levels present in a target application. The main benefit of this simplified approach is simplicity as far as environmental parameters remain constant and case temperature is measured in the same way in ALT laboratory

IEEE TRANSACTIONS ON POWER ELECTRONICS

setup and target application, the developed reliability model will be correct.


B. Control and health monitoring methods for large-scale ALT testing

Another issue is scaling up the batch size to decrease the confidence boundaries of the reliability model obtained while maintaining the simplicity and low overall cost of the laboratory setup. Each of the technical solutions discussed below was evaluated in the scope of Design to Cost (DtC) methodology [50]. At the first step, the following cost factors were identified: investment expenses, material cost and maintenance cost. The first group consists of expensive laboratory equipment, essential for the aforementioned test setup, like high power DC supply, measurement equipment (e.g. source meter unit, curve tracer, high resolution voltage meter, etc.) or heat exchanger. The second group consists of single use or reusable materials required for the test (e.g. power MOS-FETs themselves, electronic controllers of dissipated power, heatsinks and a housing or rack system) and manpower spent on the start-up of the ALT test. The final cost component is maintenance, which is related to time and manpower required to keep the test running.

All samples in ALT can be connected in parallel or in series. In the case of high current devices, parallel connection is not an optimal solution as it requires the usage of extremely high current to heat up the tested devices properly. As an example of the designed APC test bench, the current efficiency of a power source supplying 40 samples of 70 A SiC MOSFETs at the same time, would have to be at least 2.2 kA. Practical realization of such a laboratory setup would require the usage of multiple high power DC sources, which would significantly increase the investment costs.

Another problem related to parallel connection is current sharing between the samples tested. In the case of SiC power MOSFETs, on-state channel resistance is $30-40 \ m\Omega$, which is very close to the resistance of wires and cables connecting DUTs. In this case, any asymmetry in galvanic connection between samples can cause unequal current sharing. Such phenomena can be avoided by a proper control strategy, like active current equalizing or sequential switching of the semiconductors tested. The first approach requires the usage of multiple precise current transducers, which significantly increases the cost of the laboratory setup. The second solution, as presented in Fig. 5, allows the current efficiency of the power source for the laboratory setup to be decreased to 56-74 A, as only one DUT is supplied at the same time. The main drawback of this approach is the extension of the cycle period by a factor of the batch size, which makes the whole test impractical. E.g. for base cycle period 20 s, 50000 power cycles performed in sequential switching of DUTs would take ~ 15 months.

Series connection of the samples tested naturally solves the issues described above. The main drawback of this approach is a heavy self-acceleration of the fatigue mechanism in the weakest link. As the SiC power MOSFET degrades, channel resistance increases, which causes higher power to



6

Fig. 5. Comparison of classic control mode (a) and sequential switching (b) for APC.

be dissipated at the most damaged DUT. To avoid this mechanism, the voltage across the tested samples has to be actively equalized. A test performed without such voltage equalizing is called a Current Cycling test (CC) and allows for accurate modelling of the degradation of power semiconductor devices subjected to thermal cycling caused by conduction losses. However, because of low gate charge and parasitic capacitance, SiC power MOSFETs are typically used in high frequency switching application - e.g. resonant converters, in which SiC devices are mostly subjected to switching losses. Unfortunately, in most applications the level of switching losses are not solely related to the health of the SiC power MOSFET itself, but also varies from the degradation of driver circuit, environmental conditions, load, etc. Therefore, the results of an APC test performed with V_{DS} equalizing have higher applicability. Both voltage (for series connection) and current (for parallel connection) equalizing may be performed by actively adjusting the gate voltage, but a precise drainsource voltage measurement is more economical to implement.

In the next step, the health indicators discussed in section II-B were critically evaluated in the scope of a DtC methodology. The main challenge related to $I_{GS_{lk}}$, $I_{DS_{lk}}$, $V_{GS_{th}}$ or $Z_{TH_{ic}}$ monitoring, also referred in this paper as *complex health indicators*, is rather impractical in the realization of the measurement procedure for a large number of tested samples. Accurate and valuable measurements require the usage of sophisticated (e.g. curve tracer) or custom made (e.g. setup for thermal impedance measurement) equipment and disassembling the samples from the laboratory setup. The usage of a curve tracer, which may cost approximately 90000 \in depending on the configuration, instead of a source meter unit or a high precision current source with High Precision Voltage Meter may significantly increase the investment cost of ALT. Such complicated health indicator measurement procedures could significantly increase the maintenance cost in large-scale ALT. In contrast to the health indicators mentioned above, $R_{DS_{on}}$ and V_{fwd} measurement circuits can be implemented directly in a test bench for APC, which makes these health indicators more suitable for large-scale tests.

The impact of a chosen health monitoring strategy on the overall maintenance cost of ALT test is presented in Fig. 6. For the cost estimation it was assumed that a four wire measurement of $R_{DS_{on}}$ and V_{fwd} takes approximately 1 min for a single sample, while dismounting the tested MOSFET

IEEE TRANSACTIONS ON POWER ELECTRONICS




Fig. 6. Model of maintenance cost difference for simple and complex health measurement in the scope of samples of MOSFETs tested and test duration (cycles).


TABLE III SIC POWER MOSFET ELECTRICAL PARAMETERS

Electrical Parameter Nominal Value	 	 $R_{TH_{JH}} \\ 0.6 \ \frac{K}{W}$	
	 	 or w	

from the laboratory setup, measurement of the desired complex health indicator and remounting it back in the laboratory setup takes at least 6 mins. In the model discussed, it is assumed that the health measurement procedure is performed at least once per 2000 cycles and the cost of a working hour is $100 \in$. The simulations presented show that although the health monitoring strategy has no significant impact on the overall maintenance cost for small test batches (≤ 10 samples) or short tests (≤ 70000 cycles), for large test batches a proper decision on the monitored health indicator may allow for savings reaching $25000 \in$.

The next technical issue is the definition of a proper active heating method for the samples tested. Based on the electrical parameters of the SiC MOSFETs tested (see Table III), the minimum DC current required to heat up the structure by $80^{\circ}C$ is 62 *A*, which barely fits inside the transistor's Safe Operating Area (SOA). As the maximum rated current for tested samples is 68 *A* at $T_C = 25^{\circ}C$, a test conducted with a higher temperature swing (e.g. $105^{\circ}C$), would imply operation besides SOA - especially for higher ambient temperatures (e.g. $30^{\circ}C$ or $50^{\circ}C$). Unfortunately, operation beside SOA may distort the test result, by false accelerating fatigue-like failure modes [51], which makes this approach sub-optimal.

Another possible solution for increasing the power dissipated at those MOSFETs to the desired level, e.g. 200 W, is to introduce high frequency switching losses. Hard switching allows for working within the safe operating area, while sustaining the desired temperature swing. The main drawback of this approach is the high complexity of the laboratory setup, as accurate measurement of switching losses requires phased, fast, high-resolution voltage and current measurements [52].



7

Fig. 7. Schematic diagram of gate voltage controller circuit.

Practical realization of such a measurement circuit requires the usage of expensive ultra-fast acquisition systems [53], which significantly increases the cost of the APC test procedure. Hard switching may also distort the test results by introducing new failure modes, e.g. parasitic BJT transistor turn-on [54] or power MOSFET self turn-on [55].

Based on the presented evaluation, heating up devices by limited DC current ($\sim 22.5 A$), conducted through transistors operating in the linear mode, was defined as an optimal and most economical solution. A similar approach is described in the AQG-324 standard [56], which obliges the designer of an ALT setup for IGBTs to assure operation within the saturation area only. By analogy, tested power MOSFETs operating conditions have to remain within the linear region during the test. This functional requirement is related to a modern planar MOSFET structure, as they are designed as parallel connection of hundreds of single-cell MOSFET transitors. If the device is fully saturated, the transistor's drain current may have a negative or a positive temperature coefficient, depending on actual V_{GS} value, which may lead to thermal instability [57]. In case of a power MOSFET operating in the linear region, it will have a negative thermal coefficient.

For precise V_{DS} voltage regulation, a proper control circuit with low temperature drift was designed. To increase the EMC immunity and safety of the laboratory setup, galvanic isolation of the power supply of each gate voltage controller circuit was provided. Each controller was equipped with a voltage measurement and display in order to facilitate the test monitoring. A schematic view of a gate voltage controller is presented in Fig. 7. The elements used in this circuit are as follows: $R1 = 56 [k\Omega], R2 = 10 [k\Omega], R3 = 0 [\Omega],$ C1 = 47 [nF].

The specification of the presented laboratory setup and operating conditions for the samples tested are summed up in Table IV and Table V respectively. As mentioned in section II, the main concern in ALT methodology is junction temperature control accuracy and repeatability. In the laboratory setup presented, there are two possible sources of T_J inaccuracy power ripples ($P_{OUT_{Acc}}$) caused by the power supply itself and drain-source voltage dispersion between neighboring samples ($V_{DS_{(n)-(n+1)}}$) caused by tolerances of passive and active elements in the drain-source voltage controllers. The first was measured with an MDO 3040 digital oscilloscope and a

IEEE TRANSACTIONS ON POWER ELECTRONICS

 TABLE IV

 Electrical parameters of laboratory setup for APC

Batch Size	V _{OUT}		P_{OUT}
$40 \ [pcs]$	260 [V]	22.5 [A]	$5.8 \ [kW]$
Sampleset Size	$V_{OUT_{Acc}}$	$I_{DS_{Acc}}$	$P_{OUT_{Acc}}$
$10 \ [pcs]$	12 [V]	1 [A]	$12 \ [W]$
$V_{DS_{(n)-(n+1)}}$	$P_{L_{(n)-(n+1)}}$	$T_{J_{Acc}}$	$T_{J_{(n)-(n+1)}}$
$300 \ [mV]$	$2.68 \; [W]$	$0.18 \ [^{\circ}C]$	$1.6 \ [^{\circ}C]$

 TABLE V

 Operating conditions of tested semiconductor devices

Sample set	V_{DS}	P_L	ΔT_J	$T_{J_{LOW}}$	$T_{J_{HIGH}}$
no.	[V]	[W]	$[^{\circ}C]$	$[^{\circ}C]$	$[^{\circ}C]$
А	6.7	150.5	90.5	30	120.5
В	7.8	175	105.3	50	155.3
С	5.6	126	76.5	50	126.5
D	5.6	126	76.5	30	106.5

TA - 042 differential probe, with 2% basic accuracy, while the second was measured with both a differential probe and a high precision voltmeter - FLUKE289, with 0.025% basic accuracy. Despite the high voltage and current levels (V_{OUT} , I_{DS}), overall voltage and current ripples across MOSFET cascade ($V_{OUT_{Acc}}$, $I_{DS_{Acc}}$) are very low and introduces minor power fluctuations - approximately 12 W, which causes an $0.18^{\circ}C$ error in the junction temperature control $(T_{J_{Acc}})$. Drain-source voltage dispersion measured with the differential probe is below $300 \ mV$, which results in $6.75 \ W$ power loss deviation between DUT_n and DUT_{n+1} . This deviation causes ~ 4 °C junction temperature variation $(T_{J_{(n)-(n+1)}})$ between samples. Unfortunately, as the noise itself recorded a with TA - 042 differential probe was 240 mV, which results in 0.8 signal to noise ratio. On the other hand, measurements performed with the FLUKE 289 showed that the worst-case V_{DS} difference between samples is 96 mV for sampleset A, 119 mV for sampleset B, 32 mV for sampleset C and 34 mVfor sampleset D, resulting in $\sim 1.3^{\circ}C$, $\sim 1.6^{\circ}C$, $\sim 0.43^{\circ}C$ and $\sim 0.46^{\circ}C$ respectively. Therefore, this deviation is considered negligible, as in the previous case. An example record of baseplate temperature, acquired for a single DUT, is presented in Fig. 8. The curve grouping shown in Fig. 8 and the fact that peak case temperature value for each DUT remained constant during the test (see Fig. 9) showed that pulse-by-pulse control repeatability is satisfactory.

The last key parameter of this drain-source voltage controller is its stability over time. Periodical V_{DS} measurements performed for each sample at the very beginning of the ALT test, after 16928 cycles and later, showed that power MOSFETs operating conditions remained at the same level, within $\pm 20 \ mV$ confidence boundaries, which is acceptable.




Fig. 8. Measured baseplate temperature record for 10 following power cycles performed by single DUT. Discretised temperature reading is presented on Y axis, while timestamp is presented on X axis.




Fig. 9. Case temperature record example - measured for sample #9C stressed with $50^{\circ}C - 126.6^{\circ}C$ junction temperature swing. The presented record is shorter than the test duration itself, as the recorded data was partially lost.

C. Failure detection algorithm for ALT testing

The last technical challenge related to the design of the ALT laboratory setup is failure detection. As discussed earlier, the test should be conducted until all samples fail; therefore, it was necessary to design an emergency circuit, capable of shutting down the heating current within milliseconds in order to avoid complete destruction of the SiC chip. This allows for further analysis of a failed MOSFET - e.g. decapsulation or X-RAY photography. For this purpose, a voltage and current monitoring circuit, presented in Fig. 10, was designed. An emergency algorithm based on both measurements determines the condition of the laboratory setup, and whether there is a heating pulse, short circuit or open circuit. Four different threshold levels for the voltage and current measured were defined:

- Current threshold low (I_{low}) $I_{nominal} \cdot 5\%$,
- Current threshold high (I_{high}) $I_{nominal} \cdot 90\%$,
- Voltage threshold low (V_{low}) $V_{nominal} V_{DS_{min}}$,

IEEE TRANSACTIONS ON POWER ELECTRONICS




Fig. 10. Schematic of supervisory circuit for failure detection.




Fig. 11. Test of MOSFET failure detection circuit: Channel 1 - operating current (I_{OUT}), Channel 2 - voltage at MOSFET cascade (V_{OUT}), Channel 3 - voltage at shorted sample ($V_{DS_{8D}}$).

• Voltage threshold high (V_{high}) - $V_{nominal} \cdot 120\%$,

where Inominal is the nominal RMS current value during a cycle, V_{nominal} is the nominal RMS voltage across the MOSFET cascade during a cycle and $V_{DS_{min}}$ is the minimum voltage drop in single DUT during the test. In the discussed emergency detection algorithm, actual voltage (V_{act}) and current (I_{act}) are constantly compared to these threshold levels, to detect three possible states: short-circuit (SC), open-circuit (OC) and correct operation (CO). The logical relationships used for this purpose are presented by (2) - (4). In Fig. 11, an actual failure detection is presented. Both output current (channel 1 - yellow) and voltage (channel 2 - green) across the tested samples decrease exponentially after failure detection. As each voltage controller circuit is equipped with a parallel RC circuit, balancing voltage across MOSFETs, it is assured that neither failure has a negative impact on the rest of the tested samples.

$$I_{act} \ge I_{high} \land V_{act} \le V_{low} \implies SC = 1$$
(2)

$$V_{act} \ge V_{high} \land I_{act} \le I_{low} \implies OC = 1$$
 (3)

$$SC \neq 1 \land OC \neq 1 \implies CO$$
 (4)

The presented failure detection circuit may also be used for further automatization of the ALT procedure or integration of the laboratory setup in a larger infrastructure, compliant with *Industry* 4.0 concepts [58]. In this paper, the most basic version of the laboratory setup for ALT of power *SiC* MOSFETs is presented. Therefore, each failure stops the test until the operator manually removes the failed sample and resets the alarm, which takes $\sim 15 \ min$.

An overview and corresponding block diagram of the discussed laboratory setup are presented in Fig. 12 and Fig. 13 respectively. Various researchers have presented their proposals for laboratory setups for APC [59], TC [60] or Temperature and Power Cycling (TPC) [61]. A common feature for all these laboratory setups is the small batch size for each test - sample size varied from 1 to 10 samples [62], [63]. In contrast to the above, the laboratory setup presented allowed for simultaneous test of 4 different batches, which resulted in a total capacity of 40 samples. Also, previous research was mainly focused on high voltage IGBT modules and low power discrete semiconductors in common packages - e.g. TO - 220, TO - 247 [64], [65], [29]. The laboratory setup presented here, optimized to be cost effective, large scale APC test of discrete semiconductors in industry grade housing SOT - 227b, complements the above mentioned state-of-theart well.



Fig. 12. Overview of APC laboratory setup and its main components.

IV. TEST RESULTS

The results of periodic health indicators measurements for tested power semiconductor devices are presented in Figs. 14 - 19.

In the case of the power MOSFETs, which were subjected to low thermal stress (ΔT swing from $30^{\circ}C$ to $106.5^{\circ}C$ per cycle), the health indicator measurement showed that the test had barely any impact on DUTs. As is presented in Fig. 14 and Fig. 17, all recorded measurements were very close to nominal values, and - by implication - neither health indicator exceeded typical EOL criteria. In contrast to the sample set D,




Fig. 13. Simplified block diagram of presented laboratory setup for APC test.




Fig. 14. Body diode forward voltage drop measurement for sample set D - $\Delta T_J = 76.5^\circ C$, $T_{J_{LOW}} = 30^\circ C$, $T_{J_{HIGH}} = 106.5^\circ C$





Fig. 15. Body diode forward voltage drop measurement for sample set C - $\Delta T_J = 76.5^{\circ}C$, $T_{J_{LOW}} = 50^{\circ}C$, $T_{J_{HIGH}} = 126.5^{\circ}C$

periodic $R_{DS_{on}}$ measurement for power MOSFETs subjected to $50^{\circ}C - 126.6^{\circ}C$ junction temperature swing, showed a slowly progressive degradation. Samples #2, #3, #6 and #10



10

Fig. 16. Body diode forward voltage drop measurement for sample set A - $\Delta T_J = 90.5^{\circ}C$, $T_{J_{LOW}} = 30^{\circ}C$, $T_{J_{HIGH}} = 120.5^{\circ}C$




Fig. 17. On-state channel resistance measurement for sample set D - $\Delta T_J = 76.5^{\circ}C$, $T_{J_{LOW}} = 30^{\circ}C$, $T_{J_{HIGH}} = 106.5^{\circ}C$




Fig. 18. On-state channel resistance measurement for sample set C - $\Delta T_J = 76.5^{\circ}C$, $T_{J_{LOW}} = 50^{\circ}C$, $T_{J_{HIGH}} = 126.5^{\circ}C$





Fig. 19. On-state channel resistance measurement for sample set A - $\Delta T_J = 90.5^{\circ}C$, $T_{J_{LOW}} = 30^{\circ}C$, $T_{J_{HIGH}} = 120.5^{\circ}C$

even reached their $R_{DS_{on}}$ -based EOL criteria. A comparison of V_{fwd} and $R_{DS_{on}}$ records, presented in Figs. 15 and 18 respectively, shows that only the on-state channel resistance changed during the studied test and the body diode forward voltage drop remained at nominal level.

A deeper analysis of Figs. 16 - 19, shows a clear drift of electrical parameters for power MOSFETs, which were subjected to moderate thermal stress (90.5°C junction temperature swing). There was a single fatal failure for this batch (sample #13A) after 48793 cycles. All the samples tested reached $R_{DS_{on}}$ -based EOL criteria and three samples V_{fwd} -based EOL criteria too (samples #6A, #11A and #13A). This suggests a rapidly progressing degradation or even lift off of the bond wires in the tested semiconductor devices.

As presented in section II-B, 7 out of 10 samples stressed with $105.3^{\circ}C$ junction temperature swing failed during the discussed APC test. All the samples tested reached $R_{DS_{on}}$ based EOL critera below 20000 thermal cycles, as shown in Fig. 3 (section II). The decapsulation process combined with shear strength test and X-Ray analysis showed that each failed sample had all bond wires lift-off, while the soldering beneath the chip remained intact (see Fig. 20). As it was confronted with the supplier, cavities in the soldering beneath the semiconductor chip, visible in X-Ray images, were within an acceptable range - typical of their manufacturing process. This suggests that those cavities were not a result of the APC test. In addition to the above-mentioned, X-Ray scanning revealed also a crack in the SiC chip structure, presented in Fig. 21. A closer analysis of the X-Ray images and postdecapsulation pictures have shown that the SiC chip was damaged in 50% of the failed samples. Each time the crack was located close to the gate region (right side of Fig. 23), which suggests that all samples were damaged due to the same failure mode.

As the decapsulation process is highly invasive, due to the corrosive properties of the acids used to dissolve the moulding, it was performed in two stages. First, a short acid bath allowed the lifted bond wires to be exposed (see Fig.



11

Fig. 20. Top view of a SiC power MOSFET example subjected to X-Ray analysis. Visible small cavities (white arrows) were verified as typical of the manufacturing process - they were not induced by the APC test.




Fig. 21. Close up on side X-Ray image of a failed sample. Visible crack in SiC chip, located beneath terminal, marked with red arrow. Due to localization, the crack is invisible in the top view X-Ray, presented in Fig. 20.

22), which confirmed the hypothesis that the observed growth of $R_{DS_{on}}$ and V_{fwd} was caused by the degradation of the bond wire connection. Second, a longer acid bath revealed the SiC chip and distinct black markings from the lifted bonding wires. Unfortunately, during the decapsulation process the chip broke along crack found during X-Ray analysis, as shown in Fig. 23. The crack location suggests that bond wires located closer to the source terminals (right side of Fig. 23) lifted off earlier than those located close to the drainand gate- terminals. With each lifted bond wire, the current was conducted through a smaller surface, resulting in local overheating and significant mechanical stress in the SiC chip and - eventually - cracking. As presented in Fig. 23, each lifted bond wire left a characteristic black mark - an result of the chemical reaction between the solvent used in the decapsulation process (H_2SO_4) and either remains of solder

IEEE TRANSACTIONS ON POWER ELECTRONICS

or the intermetal dielectric layer. Unfortunately, metallurgical analysis was impossible to perform due to the highly invasive nature of the decapsulation process. A comparison of the degraded power MOSFET (Fig. 23) and fresh sample (Fig. 24) supports the first hypothesis, as each bond wire was surrounded with a characteristic black sediment. Also, all bond wires were lifted off.




Fig. 22. Close-up image of decapsulated example of an SiC power MOSFET. Apparent lifted bonding wires are marked with white arrows.




Fig. 23. Top view of decapsulated sample after long acid bath. Visible black markings are left by lifted bonding wires (white arrow). Thin crack in SiC chip (blue arrow) is the result of a hotspot caused by non-laminar current flow across the SiC chip. The chip itself was partially damaged during the decapsulation process. It broke along the crack line (green arrows).

The test results presented showed that over 63355 power cycles had barely any impact on the samples, whose junction temperature changed from $30^{\circ}C$ to $120.5^{\circ}C$ during each cycle. Neither health indicator changed from nominal values for all samples in test batch D. In contrast to sample set D, devices subjected to the same junction temperature swing (76.5°C), but for a higher base temperature ($T_{J_{LOW}} = 50^{\circ}C$) showed some indications of a progressing degradation. Samples subjected to moderate stress level ($\Delta T_J = 90.5^{\circ}C$) showed rapidly progressing degradation after approximately



12

Fig. 24. Top view of fresh sample subjected to decapsulation process.

35000 cycles. For this sample set, a single failure was recorded - after e.g. 48793 power cycles. In the case of DUTs subjected to heavy stress ($105.3^{\circ}C$ junction temperature swing), 7 out of 10 samples failed during the test. Each failed sample (from test batch A and B) was subjected to X-Ray analysis and the decapsulation process. This investigation enabled it to be confirmed that failure mode for each analyzed sample was within the scope of *fatigue-like failure mode* definition. Each failed DUT had all the bond wires lifted off, while the soldering between chip and baseplate remained intact, which clearly showed that for this particular type of SiC power MOSFET in SOT - 227b housing, the weakest link are the bond wires.

V. CONCLUSIONS

Although fatigue-like failure modes are similar for both Si and SiC devices (e.g. bond wire lift-off, solder delamination), ALT of SiC power MOSFETs introduces different technical challenges than testing procedures designed for Si devices. As an example, SiC devices requires significantly lower losses to introduce the desired T_J swing, as they usually have higher thermal impedance than Si devices. On the other hand, health monitoring of the samples tested is far more challenging for SiC devices, as the main health indicator - $R_{DS_{on}}$ - is very low for such devices (e.g. $\sim 35 m\Omega$). In contrast, $R_{DS_{on}}$ for Si devices is usually 5 - 10 times higher than for SiC devices. Finally, a key difference between the ALT of SiC and Si devices is the rate of gate oxide layer degradation and its impact on the overall health of the samples tested. Therefore, for SiC power MOSFETs, at least two different health indicators $(R_{DS_{on}}, V_{fwd})$ have to be monitored to perform adequate assessment of bond wire conditions.

Design to Cost analysis showed that in fact maintenance is a major factor in the overall cost of Accelerated Lifetime Testing of SiC power MOSFETs. Therefore, great focus should be placed on optimization of the maintenance procedure during the design of the laboratory setup for such ALT. As shown, series connection of samples tested and utilization of R_{DSon}

Authorized licensed use limited to: Aalborg Universitetsbibliotek. Downloaded on September 02,2020 at 08:53:45 UTC from IEEE Xplore. Restrictions apply.

and V_{fwd} as health indicators allow health monitoring measurements to be performed on-site, without dismounting the tested samples, which greatly decreases the time spent on the maintenance procedure and resulting in significantly lower maintenance costs. In addition, the optimized design of the laboratory setup and careful definition of health indicators or EOL criteria allowed the need for the use of sophisticated measurement equipment (e.g. curve tracer or fast acquisition systems) to be avoided, which significantly decreased the investment cost related to the start-up of APC test. As presented in section III-B, the proposed approach allow for savings reaching 90000 \in in investment costs and 25000 \in in maintenance costs.

Beside the technical aspects, the proposed testing method also makes ALT testing more industry friendly. The test bench presented allows for simultaneous testing of 40 devices, which is a significant improvement in comparison to typical laboratory setups for ALT testing. Moreover, it is possible to distinguish 4 separate batches among 40 simultaneously tested samples, each subjected to different operating conditions. In this paper, similar failure modes (bond wire lift-off, bond wire heel cracking, solder joint fatigue, solder delamination) are grouped and considered as a single fatigue-like failure mode. This approach is much more suitable for some industrial customers of power electronics (e.g. power converter manufacturers) than typical Physics of Failure, as it is easier to implement and more cost effective. For example, to evaluate PDF parameters for each of the above mentioned failure modes, reliability engineers would have to design at least four different Accelerated Lifetime Tests for three stress level combinations for each test, according to (5).

$$N_T = N_{FM} \cdot N_S \tag{5}$$

In this equation, N_T is the number of required tests, N_{FM} is the number of failure modes for which a PDF model is required, and N_S is the number of stressors suitable for all tested failure modes. The definition of a single *fatigue-like failure mode* allows for significant reduction of the required amount of test, as N_{FM} is reduced to 1. Closer analysis of failed samples showed that both the proposed ALT methodology and the presented laboratory setup heavily accelerate the failure modes which are within scope of the definition of *fatigue-like failure mode*.

The results have shown accurate and repeatable control of power dissipated at the tested samples, which has resulted in a high repeatability of the DUTs baseplate temperature and demonstrated that the designed laboratory setup fulfills the main requirements for the Accelerated Lifetime Testing methodology. In addition, a supervisory circuit and a failure detection algorithm, for minimizing the damage inside failed DUTs, is presented. The test results showed satisfactory performance, allowing the current flowing through the tested power MOSFETs to be shut down within 11.3 ms. To sum up, the supervisory circuit presented successfully protected the tested samples, which failed in the APC test, which further allowed for detailed failure mechanism analysis.

Finally, the presented test results showed that discrete SiC power MOSFETs in SOT - 227b are not susceptible to

power cycles in which the junction temperature does not exceed $106.5^{\circ}C$ and junction temperature swing does not exceed $76.5^{\circ}C$. In contrast, power cycles with a $105.3^{\circ}C T_J$ swing cause rapidly accelerating degradation of bond wire connections, and results in a significant shortening of the useful lifetime of the SiC power MOSFET.

REFERENCES

- Q. Peng, Q. Jiang, Y. Yang, T. Liu, H. Wang, and F. Blaabjerg, "On the stability of power electronics-dominated systems: Challenges and potential solutions," *IEEE Transactions on Industry Applications*, vol. 55, no. 6, pp. 7657–7670, 2019.
- [2] H. Li, S. Liu, Y. Li, Y. Hu, X. Qin, and L. Ran, "Power cycling capabilities assessment of igbt modules in wind power converter considering the wind turbulence effects," in 2014 International Power Electronics and Application Conference and Exposition, Nov 2014, pp. 30–34.
- [3] S. Peyghami, H. Wang, P. Davari, and F. Blaabjerg, "Mission profile based power converter reliability analysis in a dc power electronic based power system," in 2018 IEEE Energy Conversion Congress and Exposition (ECCE), Sep. 2018, pp. 4122–4128.
- [4] X. Shi and A. M. Bazzi, "Solar photovoltaic power electronic systems: Design for reliability approach," in 2015 17th European Conference on Power Electronics and Applications (EPE'15 ECCE-Europe), Sep. 2015, pp. 1–8.
- [5] I. Vernica, H. Wang, and F. Blaabjerg, "Design for reliability and robustness tool platform for power electronic systems - study case on motor drive applications," in 2018 IEEE Applied Power Electronics Conference and Exposition (APEC), March 2018, pp. 1799–1806.
- [6] Y. Shen, A. Chub, H. Wang, D. Vinnikov, E. Liivik, and F. Blaabjerg, "Wear-out failure analysis of an impedance-source pv microinverter based on system-level electrothermal modeling," *IEEE Transactions on Industrial Electronics*, vol. 66, no. 5, pp. 3914–3927, May 2019.
- [7] A. I. Ryabchikov, I. B. Stepanov, D. O. Sivin, P. S. Ananin, and S. V. Dektyarev, "High-frequency short-pulse bias potential as a universal method of ion-beam and plasma treatment of conductive and dielectric materials using vacuum-arc and ablation plasma," in 2012 7th International Forum on Strategic Technology (IFOST), Sep. 2012, pp. 1–4.
- [8] G. Greczynski, J. Jensen, and L. Hultman, "CrN_x films prepared by dc magnetron sputtering and high-power pulsed magnetron sputtering: A comparative study," *IEEE Transactions on Plasma Science*, vol. 38, no. 11, pp. 3046–3056, Nov 2010.
- [9] W. Liu, T. Wei, Y. Sung, C. Cheng, T. Chen, and C. Huang, "Research on the gas effect of octafluorocyclobutane plasma jet at atmospheric pressure for silicon etching," *IEEE Transactions on Plasma Science*, vol. 47, no. 2, pp. 1089–1092, Feb 2019.
- [10] W. Wang and D. B. Kececioglu, "Fitting the Weibull log-linear model to accelerated life-test data," *IEEE Transactions on Reliability*, vol. 49, no. 2, pp. 217–223, June 2000.
- [11] F. Qi, L. Fu, L. Xu, P. Jing, G. Zhao, and J. Wang, "Si and sic power mosfet characterization and comparison," in 2014 IEEE Conference and Expo Transportation Electrification Asia-Pacific (ITEC Asia-Pacific), Aug 2014, pp. 1–6.
- [12] X. Li, W. Li, B. Liang, G. Zhu, M. Xie, and X. Li, "Research on performance comparisons of sic mosfet, coolmos, and si mosfet based on h-bridge double-sided lcc resonant network," in 2015 International Conference on Industrial Informatics - Computing Technology, Intelligent Technology, Industrial Information Integration, Dec 2015, pp. 276– 279.
- [13] J. Zavoda, SiC MOSFETs, diodes are automotive AEC-Q101 qualified, PPAP capable. Power Electronic Tips, August 2018. [Online]. Available: https://www.powerelectronictips.com/ e-seriessic-mosfets-diodes-are-automotive-aec-q101-qualified/
- [14] Z. Qiu, J. Zhang, P. Ning, and X. Wen, "Reliability modeling and analysis of sic mosfet power modules," in *IECON 2017 - 43rd Annual Conference of the IEEE Industrial Electronics Society*, Oct 2017, pp. 1459–1463.
- [15] B. Hu, J. Ortiz Gonzalez, L. Ran, H. Ren, Z. Zeng, W. Lai, B. Gao, O. Alatise, H. Lu, C. Bailey, and P. Mawby, "Failure and reliability analysis of a sic power module based on stress comparison to a si device," *IEEE Transactions on Device and Materials Reliability*, vol. 17, no. 4, pp. 727–737, Dec 2017.

- [16] H. Asai, I. Nashiyama, K. Sugimoto, K. Shiba, Y. Sakaide, Y. Ishimaru, Y. Okazaki, K. Noguchi, and T. Morimura, "Tolerance against terrestrial neutron-induced single-event burnout in sic mosfets," *IEEE Transactions* on Nuclear Science, vol. 61, no. 6, pp. 3109–3114, Dec 2014.
- [17] D. Sadik, H. Nee, F. Giezendanner, and P. Ranstad, "Humidity testing of sic power mosfets," in 2016 IEEE 8th International Power Electronics and Motion Control Conference (IPEMC-ECCE Asia), May 2016, pp. 3131–3136.
- [18] U. Karki and F. Z. Peng, "Precursors of gate-oxide degradation in silicon carbide mosfets," in 2018 IEEE Energy Conversion Congress and Exposition (ECCE), Sep. 2018, pp. 857–861.
- [19] M. Ciappa, "Selected failure mechanisms of modern power modules," *Microelectronics Reliability*, vol. 42, no. 4-5, pp. 653–667, March 2002.
- [20] U. Choi and F. Blaabjerg, "Separation of wear-out failure modes of igbt modules in grid-connected inverter systems," *IEEE Transactions on Power Electronics*, vol. 33, no. 7, pp. 6217–6223, July 2018.
- [21] Y. Huang, Y. Luo, F. Xiao, and B. Liu, "Failure mechanism of die-attach solder joints in igbt modules under pulse high-current power cycling," *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 7, no. 1, pp. 99–107, March 2019.
- [22] C. Zorn and N. Kaminski, "Acceleration of temperature humidity bias (thb) testing on igbt modules by high bias levels," in 2015 IEEE 27th International Symposium on Power Semiconductor Devices IC's (ISPSD), May 2015, pp. 385–388.
- [23] U. Karki and F. Z. Peng, "Effect of gate-oxide degradation on electrical parameters of power mosfets," *IEEE Transactions on Power Electronics*, vol. 33, no. 12, pp. 10764–10773, Dec 2018.
- [24] G. H. Johnson, J. R. Brews, R. D. Schrimpf, and K. F. Galloway, "Analysis of the time-dependent turn-on mechanism for single-event burnout of n-channel power mosfets," in *RADECS 93. Second European Conference on Radiation and its Effects on Components and Systems* (*Cat. No.93TH0616-3*), Sep. 1993, pp. 441–445.
- [25] V. Raveendran, M. Andresen, and M. Liserre, "Improving onboard converter reliability for more electric aircraft with lifetime-based control," *IEEE Transactions on Industrial Electronics*, vol. 66, no. 7, pp. 5787– 5796, July 2019.
- [26] B. Zhou, T. Lu, and J. You, "Study on fatigue ductility coefficient and life prediction for mixed solder joints under thermal cycle loads," in 2014 10th International Conference on Reliability, Maintainability and Safety (ICRMS), Aug 2014, pp. 686–690.
- [27] K. Okada, K. Kurimoto, and M. Suzuki, "Intrinsic mechanism of nonlinearity in weibull tddb lifetime and its impact on lifetime prediction," in 2015 IEEE International Reliability Physics Symposium, April 2015, pp. 2A.4.1–2A.4.5.
- [28] U. Scheuermann and S. Schuler, "Power cycling results for different control strategies," *Microelectronics Reliability*, vol. 50, no. 9, pp. 1203 – 1209, 2010, 21st European Symposium on the Reliability of Electron Devices, Failure Physics and Analysis. [Online]. Available: http://www.sciencedirect.com/science/article/pii/S0026271410004087
- [29] T. Ziemann, U. Grossner, and J. Neuenschwander, "Power cycling of commercial sic mosfets," in 2018 IEEE 6th Workshop on Wide Bandgap Power Devices and Applications (WiPDA), Oct 2018, pp. 24–31.
- [30] Z. Guo, A. F. Sprecher, and H. Conrad, "Crack initiation and growth during low cycle fatigue of pb-sn solder joints," in *1991 Proceedings 41st Electronic Components Technology Conference*, May 1991, pp. 658–666.
- [31] S. Choi, W. Lee, and K. Lee, "Delamination lifetime evaluation of ipm by accelerated power cycle test," in 2014 International Conference on Electronics, Information and Communications (ICEIC), Jan 2014, pp. 1–2.
- [32] M. Jiang, G. Fu, L. Ceccarelli, H. Du, M. B. Fogsgaard, A. S. Bahman, Y. Yang, and F. Iannuzzo, "Finite element modeling of igbt modules to explore the correlation between electric parameters and damage in bond wires," in 2019 IEEE Energy Conversion Congress and Exposition (ECCE), 2019.
- [33] M. Sathik, T. K. Jet, C. J. Gajanayake, R. Simanjorang, and A. K. Gupta, "Comparison of power cycling and thermal cycling effects on the thermal impedance degradation in igbt modules," in *IECON 2015 41st Annual Conference of the IEEE Industrial Electronics Society*, Nov 2015, pp. 001 170–001 175.
- [34] E. Galbiati, "Reliability evaluation of solder joints in electronics assemblies," in 2017 21st European Microelectronics and Packaging Conference (EMPC) Exhibition, Sep. 2017, pp. 1–5.
- [35] T. Herrmann, M. Feller, J. Lutz, R. Bayerer, and T. Licht, "Power cycling induced failure mechanisms in solder layers," in 2007 European Conference on Power Electronics and Applications, Sep. 2007, pp. 1–7.

- [36] J. P. Kozak, K. D. T. Ngo, D. J. DeVoto, and J. J. Major, "Impact of accelerated stress-tests on sic mosfet precursor parameters," in 2018 Second International Symposium on 3D Power Electronics Integration and Manufacturing (3D-PEIM), June 2018, pp. 1–5.
- [37] E. Ugur, F. Yang, S. Pu, S. Zhao, and B. Akin, "Degradation assessment and precursor identification for sic mosfets under high temp cycling," *IEEE Transactions on Industry Applications*, vol. 55, no. 3, pp. 2858– 2867, May 2019.
- [38] M. Dbeiss and Y. Avenas, "Power semiconductor ageing test bench dedicated to photovoltaic applications," *IEEE Transactions on Industry Applications*, vol. 55, no. 3, pp. 3003–3010, May 2019.
- [39] F. Erturk, E. Ugur, J. Olson, and B. Akin, "Real-time aging detection of sic mosfets," *IEEE Transactions on Industry Applications*, vol. 55, no. 1, pp. 600–609, Jan 2019.
- [40] J. Zhang, Z. Qiu, E. Zhang, and P. Ning, "Comparison and analysis of power cycling and thermal cycling lifetime of igbt module," in 2018 21st International Conference on Electrical Machines and Systems (ICEMS), Oct 2018, pp. 876–880.
- [41] W. Lai, M. Chen, L. Ran, O. Alatise, S. Xu, and P. Mawby, "Low δt_j stress cycle effect in igbt power module die-attach lifetime modeling," *IEEE Transactions on Power Electronics*, vol. 31, no. 9, pp. 6575–6585, Sep. 2016.
- [42] U. Choi, F. Blaabjerg, and S. Joergensen, "Power cycling test methods for reliability assessment of power device modules in respect to temperature stress," *IEEE Transactions on Power Electronics*, vol. 33, no. 3, pp. 2531–2551, March 2018.
- [43] J. Brandelero, J. Ewanchuk, and S. Mollov, "Online junction temperature measurements for power cycling power modules with high switching frequencies," in 2016 28th International Symposium on Power Semiconductor Devices and ICs (ISPSD), June 2016, pp. 191–194.
- [44] R. Bayerer, T. Herrmann, T. Licht, J. Lutz, and M. Feller, "Model for power cycling lifetime of igbt modules - various factors influencing lifetime," in 5th International Conference on Integrated Power Electronics Systems, March 2008, pp. 1–6.
- [45] C. Herold, J. Franke, R. Bhojani, A. Schleicher, and J. Lutz, "Requirements in power cycling for precise lifetime estimation," *Microelectronics Reliability*, vol. 58, pp. 82 – 89, 2016, reliability Issues in Power Electronics. [Online]. Available: http://www.sciencedirect. com/science/article/pii/S0026271415302821
- [46] L. Zhang, P. Liu, S. Guo, and A. Q. Huang, "Comparative study of temperature sensitive electrical parameters (tsep) of si, sic and gan power devices," in 2016 IEEE 4th Workshop on Wide Bandgap Power Devices and Applications (WiPDA), Nov 2016, pp. 302–307.
- [47] P. Liu, C. Chen, X. Zhang, and S. Huang, "Online junction temperature estimation method for sic modules with built-in ntc sensor," *CPSS Transactions on Power Electronics and Applications*, vol. 4, no. 1, pp. 94–99, 2019.
- [48] S. Baba, M. Zelechowski, and M. Jasinski, "Estimation of thermal network models parameters based on particle swarm optimization algorithm," in 2019 IEEE 13th International Conference on Compatibility, Power Electronics and Power Engineering (CPE-POWERENG), 2019, pp. 1–6.
- [49] A. S. Bahman, K. Ma, and F. Blaabjerg, "A lumped thermal model including thermal coupling and thermal boundary conditions for highpower igbt modules," *IEEE Transactions on Power Electronics*, vol. 33, no. 3, pp. 2518–2530, 2018.
- [50] J. V. Michaels and W. P. Wood, *Design to cost*. John Wiley & Sons, 1989, vol. 3.
- [51] J. Wei, S. Liu, L. Yang, J. Fang, T. Li, S. Li, and W. Sun, "Comprehensive analysis of electrical parameters degradations for sic power mosfets under repetitive short-circuit stress," *IEEE Transactions on Electron Devices*, vol. 65, no. 12, pp. 5440–5447, Dec 2018.
- [52] K. Ammous, B. Allard, O. Brevet, H. E. Omari, D. Bergogne, D. Ligot, R. Ehlinger, H. Morel, A. Ammous, and F. Sellami, "Error in estimation of power switching losses based on electrical measurements," in 2000 IEEE 31st Annual Power Electronics Specialists Conference. Conference Proceedings (Cat. No.00CH37018), vol. 1, June 2000, pp. 286–291 vol.1.
- [53] T. Krone, L. Dang Hung, M. Jung, and A. Mertens, "On-line semiconductor switching loss measurement system for an advanced condition monitoring concept," in 2016 18th European Conference on Power Electronics and Applications (EPE'16 ECCE Europe), Sep. 2016, pp. 1–10.
- [54] V. Mulpuri and S. Choi, "Reliability of sic power mosfets under high repetitive pulse current conditions," in 2017 IEEE Applied Power Electronics Conference and Exposition (APEC), March 2017, pp. 776– 782.

- [55] A. Fiel and T. Wu, "Mosfet failure modes in the zero-voltage-switched full-bridge switching mode power supply applications," in APEC 2001. Sixteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.01CH37181), vol. 2, March 2001, pp. 1247–1252 vol.2.
- [56] E. Guideline and AQG, "Ecpe guideline aqg 324 release," 2019.
- [57] J. Schoisohl, Linear Mode Operation and Safe Operating Diagram of Power-MOSFETs, 1st ed., Infineon Technologies, 2017.
- [58] D. Cemernek, H. Gursch, and R. Kern, "Big data as a promoter of industry 4.0: Lessons of the semiconductor industry," in 2017 IEEE 15th International Conference on Industrial Informatics (INDIN), 2017, pp. 239–244.
- [59] C. Herold, J. Sun, P. Seidel, L. Tinschert, and J. Lutz, "Power cycling methods for sic mosfets," in 2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD), May 2017, pp. 367– 370.
- [60] F. Lang, H. Yamaguchi, H. Nakagawa, and H. Sato, "Deformation and oxidation of copper metallization on ceramic substrate during thermal cycling from -40c to 250c," *IEEE Transactions on Components*, *Packaging and Manufacturing Technology*, vol. 5, no. 8, pp. 1069–1074, Aug 2015.
- [61] J. Denria, P. Rajmane, and D. Agonafer, "Board level solder joint reliability assessment study of megtron 6 vs fr-4 under power cycling and thermal cycling," in 2018 17th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm), May 2018, pp. 1289–1295.
- [62] A. Hanif, S. Das, and F. Khan, "Active power cycling and condition monitoring of igbt power modules using reflectometry," in 2018 IEEE Applied Power Electronics Conference and Exposition (APEC), March 2018, pp. 2827–2833.
- [63] L.-L. Liao, C.-K. Liu, and K.-N. Chiang, "Power cycling test and failure mode analysis of high-power module," in 2016 International Conference on Electronics Packaging (ICEP), April 2016, pp. 372–377.
- [64] J. Franke, G. Zeng, T. Winkler, and J. Lutz, "Power cycling reliability results of gan hemt devices," in 2018 IEEE 30th International Symposium on Power Semiconductor Devices and ICs (ISPSD), May 2018, pp. 467–470.
- [65] A. Sow, S. Somaya, Y. Ousten, J.-M. Vinassa, and F. Patoureaux, "Power mosfet active power cycling for medical system reliability assessment," *Microelectronics Reliability*, vol. 53, no. 9, pp. 1697 – 1702, 2013, European Symposium on Reliability of Electron Devices, Failure Physics and Analysis. [Online]. Available: http: //www.sciencedirect.com/science/article/pii/S0026271413002722



Sebastiab Baba was born in Warsaw, Poland in 1992. He received B.S. and M.Sc. degrees in electrical engineering in 2015 and 2017 respectively from the Faculty of Electrical Engineering at Warsaw University of Technology (WUT). He is with TRUMPF Huettinger from 2015 as Power Electronics Engineer. From 2017 he is a participant of industrial PhD programme, called "Doktorat Wdrozeniowy", founded by polish Ministry of Science and Higher Education. His current research, focused on reliability improvement of power electronic converters,

is performed in cooperation between TRUMPF Huettinger and Warsaw University of Technology.



Andrzej Gieraltowski was born in Wysokie Mazowieckie, Poland in 1983. He received MSc degree in electrical engineering from the Faculty of Electrical Engineering at Warsaw University of Technology (WUT) in 2008. He is with TRUMPF Huettinger from 2007, currently as Lead Power Electronic Engineer. His area of specialty are either hard- and softswitching converters with and without galvanic insulation. His current research focuses on design and control of power electronic converters for industrial plasma processing applications.



Marek Jasinski (S'00-M'05-SM'12). MSc, PhD degrees from the Faculty of Electrical Engineering at Warsaw University of Technology (WUT 2000, awarded by IEEE PS, and Association of Polish Electrical Engineers; 2005 awarded by ABB respectively) both in the discipline of electrical engineering. Habilitation (D.Sc. in 2018). Professor position at WUT in 2019. Associate Professor at WUT (2008-2019). His research focuses on the control of drives and renewable energy sources. He was with the Aalborg University, VESTAS Power Program as a

15

consultant (2009). He had an internship at RWTH-Aachen University - E.ON Energy Research Centre Power Generation and Storage Systems in Germany (2013/2014). In 2020, he spends one month as Temporary Associate Research Scientist at A&M Texas University at Qatar (TAMUQ), Smart Grid Centre. His research is focused on the control of Energy processing by means of Power electronics Intelligent Converters (E-PIC) under distorted voltage and higher grid impedance as well as on optimizing the topology, control and reliability of E-PIC. Chair of the IES Student and Young Professional Activity Committee (elevated in 2019 by IEEE YP Hall of Fame Award). Chair of the IES -Power Electronics Joint Chapter IEEE PS (2008 - 2012). He is an Associate Editor in IEEE Industrial Electronics Magazine (2016 -), IEEE Journal of Emerging and Selected Topics in Industrial Electronics (2019 -), and IEEE IES Industrial Electronics Technology News (2020 -). He has received several WUT Rector's Awards and other recognitions for his outstanding research results including the first prize for scientific and technical achievements of the Prime Minister (Poland) in 2017.



Frede Blaabjerg (S'86-M'88-SM'97-F'03') was with ABB-Scandia, Randers, Denmark, from 1987 to 1988. From 1988 to 1992, he got the PhD degree in Electrical Engineering at Aalborg University in 1995. He became an Assistant Professor in 1992, an Associate Professor in 1996, and a Full Professor of power electronics and drives in 1998. From 2017 he became a Villum Investigator. He is honoris causa at University Politehnica Timisoara (UPT), Romania and Tallinn Technical University (TTU) in Estonia.

His current research interests include power electronics and its applications such as in wind turbines, PV systems, reliability, harmonics and adjustable speed drives. He has published more than 600 journal papers in the fields of power electronics and its applications. He is the co-author of four monographs and editor of ten books in power electronics and its applications.

He has received 32 IEEE Prize Paper Awards, the IEEE PELS Distinguished Service Award in 2009, the EPE-PEMC Council Award in 2010, the IEEE William E. Newell Power Electronics Award 2014, the Villum Kann Rasmussen Research Award 2014, the Global Energy Prize in 2019 and the 2020 IEEE Edison Medal. He was the Editor-in-Chief of the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2006 to 2012. He has been Distinguished Lecturer for the IEEE Power Electronics Society from 2005 to 2007 and for the IEEE Industry Applications Society from 2010 to 2011 as well as 2017 to 2018. In 2019-2020 he serves a President of IEEE Power Electronics Society. He is Vice-President of the Danish Academy of Technical Sciences too. He is nominated in 2014-2019 by Thomson Reuters to be between the most 250 cited researchers in Engineering in the world.

Authorized licensed use limited to: Aalborg Universitetsbibliotek. Downloaded on September 02,2020 at 08:53:45 UTC from IEEE Xplore. Restrictions apply.

IEEE TRANSACTIONS ON POWER ELECTRONICS



Amir Sajjad Bahman (M'15-SM'19) received the B.Sc. from Iran University of Science and Technology, in 2008, the M.Sc. from Chalmers University of Technology, Sweden in 2011 and the Ph.D. from Aalborg University, Denmark, in 2015 all in electrical engineering. He was with Aryacell Telecommunication Company, Iran from 2011 to 2012 as a Project Manager and with Danfoss Silicon Power, Germany in 2014 as a Thermal Design Engineer. Moreover, he was a Visiting Scholar at the Mixed-Signal Computer-Aided Design Research

Lab (MSCAD), University of Arkansas, USA, in 2014, and a Post-Doctoral Fellow at Aalborg University from 2015 to 2017. He is currently an Assistant Professor at the Center of Reliable Power Electronics (CORPE), Aalborg University, Denmark. He is an Associate Editor of Elsevier Microelectronics Reliability and serves as a peer reviewer for several conferences and journals like APEC, ECCE, EPE, ESREF, IECON, Microelectronics Reliability, Applied Thermal Engineering, IEEE Transactions on Industrial Electronics, IEEE Transactions on Power Electronics. His current research interests include

multiphysics modeling, packaging, thermal management, and reliability of power electronic components and systems.



Marcin Zelechowski was born in Warsaw, Poland, in 1976. He received the MSc and PhD degree in electrical engineering from the Institute of Control and Industrial Electronics at Warsaw University of Technology (WUT) in 2000 and 2005 respectively. In 2001, he was a Visiting Scholar at the University of Nevada, Reno. He had an internship at the Aalborg University in 2004. From 2005 he is a Head of Research and Development Department of TRUMPF Huettinger Sp. z o.o. His research focuses on design, control and reliability of power electronic converters

16

for industrial applications of plasma processing techniques: semiconductor industry, photovoltaics, hard coating and glass coating.