Comprehensive Evaluation on Efficiency and Thermal Loading of Associated Si and SiC based PV Inverter Applications

C. Sintamarean, F. Blaabjerg, H. Wang
Department of Energy Technology, Center of Reliable Power Electronics
Aalborg University
Aalborg, Denmark
ncs@et.aau.dk, fbl@et.aau.dk, hwa@et.aau.dk

Abstract—This paper deals with the design, control, efficiency and thermal cycling estimation of associated Si and SiC based three-phase PV-inverters. A novel Electro-Thermal Model able to consider the thermal coupling within the Transistor and Diode integrated on the same package is proposed. For each topology, three different cases study are simulated, according to the heatsink repartition: one-leg heatsink, shared heatsink and individual heatsink. Based on the model, it has been determined the minimum required heatsink thermal impedance in order not to overpass the device physically thermal limitations. Finally, simulation results are analyzed in order to decide which topology has a higher efficiency and a better thermal loading distribution within the devices. Keywords—PV-inverter; Efficiency; thermal loading distribution;

I. INTRODUCTION

Nowadays, the power devices requirements include higher blocking voltages, higher switching frequency, higher efficiency, higher power density and higher reliability. In order to achieve this goal, the development of high power devices based on Wide Band-Gap (WBG) semiconductors like silicon carbide (SiC) and gallium nitride (GaN) are interesting. These WBG devices have superior electrical properties and are likely candidates to replace Si in some applications [1],[2]. It is worth to mention that according to their rated power (available on the market today), the main applications that can be covered by this field are PV-inverters, adjustable speed drives, small pumps and automotive. Moreover, PV-inverters companies already started to produce converters based on these devices (ex: SMA with STP 20000TLHE-10, REFUsol with 020K-SCI) [3][4].

The converter availability in PV-systems application is the most important aspect which depends on the component reliability, efficiency and its maintenance [5]. Therefore, highly reliable components are required in order to minimize the downtime during the lifetime of the converter and implicitly the maintenance costs [6],[7]. From Fig. 1(a) [8] can be seen the main source of stressors distribution which involves failure, where temperature is the most important matter. Due to these causes the failure rate sharing of the main components used in a power converter design has the distribution according to Fig. 1(b) [9]. It is worth to mention that semiconductor devices, capacitors and PCBs are the most prone to failure within the converter components. Therefore, the maximum electrical ratings and the thermal limitations of the semiconductor devices plays a key role in the robustness design and reliability of power electronics converters [10]. Moreover, the producers should guarantee that under all mentioned operating conditions, the case and junction temperature $T_j$ of all devices do not exceed their designed physical limits, otherwise it may involve failures of the product [11]. This problem has a higher/interesting impact for the new generation of power converters, which are based on WBG-devices, due to their superior Electro-Thermal properties which involves a higher temperature operating point compared to the Si-based devices [2]. Therefore, it is important to perform a thermal loading analysis of the converter in order to determine if the devices are performing within maximum allowed physical limits, especially in the worst case scenario.

This paper deals with a comparison of associated Si and SiC based PV-inverters in terms of efficiency and thermal loading distribution. The study is performed by considering the following three-phase grid connected PV-inverter topologies: three-level diode neutral point clamped 3L-DNPC (Si-IGBTs) and three-level bipolar-switch neutral point clamped 3L-BSNPC (SiC-MOSFETs).

![Stress and Failure Distribution](image_url)

(a)Source of stress distribution [8]  
(b)Failure cause distribution [9]

Fig. 1. Stress causes and failure distribution in power electronic systems

II. SYSTEM DESIGN DESCRIPTION

Power electronics is the key technology in order to enable the photovoltaic (PV) system to be connected to the grid. There are many converter configurations in this field. Our study focus on two of the most efficient three-phase PV-inverter topologies which are used nowadays in industry 3L-DNPC and 3L-BSNPC [4]. The proposed PV-system, depicted in Fig. 2, consists of a 3L-D/BS NPC inverter connected to the
three phase grid through a passive LCL-filter (in order to mitigate the switching frequency harmonics).

**A. PV-inverter design**

The design of a 12 kVA grid connected converter will be performed according with the power rating parameters and topologies of PV-inverters produced by Danfoss (3L-D NPC) and SMA (3L-BS NPC).[3]

According to Table I, the DC-link voltage is 1 kV and the nominal output current is 18 A (RMS). The chosen devices for 3L-D NPC topology (Fig. 3(a)) have to fulfill the following requirements: withstand at least half of the V\textsubscript{DC} (500 V), conduct the rated current and it should be able to operate in the higher switching frequency range. Therefore Si devices are suitable for this topology. The chosen devices are Si IGBTs from Infineon which can withstand the required demands. As an alternative, the 3L-BS NPC topology requires devices able to withstand full V\textsubscript{DC}, therefore SiC MOSFETs from Cree are used for switches M1 and M2 (Fig. 3(b)). The connection to the middle-point 0 requires two switches so the voltage stress is shared between them. Moreover by considering the converter costs, the IGBTs from Infineon are suitable for this case.

**TABLE I. CONVERTER DESIGN RATINGS**

<table>
<thead>
<tr>
<th>3L-D/BS NPC PV INVERTER POWER RATINGS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rated power</td>
</tr>
<tr>
<td>Conv. Output phase voltage (RMS)</td>
</tr>
<tr>
<td>Max. Output current (RMS)</td>
</tr>
<tr>
<td>Max. DC-link Voltage</td>
</tr>
<tr>
<td>Switching Frequency</td>
</tr>
</tbody>
</table>

**Device Power Ratings**

<table>
<thead>
<tr>
<th>Device</th>
<th>IGBT-Infineon SKW30N60HS</th>
<th>MOSFET-CREE CMF20120D</th>
<th>Diode-CREE C4D20120A</th>
</tr>
</thead>
<tbody>
<tr>
<td>Break-down Voltage</td>
<td>( V_{BDM} = 600 ) V</td>
<td>( V_{BDM} = 1200 ) V</td>
<td>( V_{BDM} = 1200 ) V</td>
</tr>
<tr>
<td>Max. allowed JIC</td>
<td>( T_{j1} = 135 ) °C</td>
<td>( T_{j2} = 135 ) °C</td>
<td>( T_{j2} = 175 ) °C</td>
</tr>
<tr>
<td>Temperature</td>
<td>( T_{c1} = 100 ) °C</td>
<td>( T_{c2} = 100 ) °C</td>
<td>( T_{c2} = 135 ) °C</td>
</tr>
</tbody>
</table>

**B. LCL-filter design**

![Fig. 4. Single phase LCL-Filter representation](image)

Fig. 4 presents an LCL-filter where \( L \) and \( R \) are the converter side inductance and its series resistance, \( L_{F} \) and \( R_{F} \) are the grid side inductance with its series resistance and \( C_{F} \) is the capacitor bank, which is connected to a parallel damping resistance \( R_{g} \). The converter, capacitor and the grid currents are represented by \( i_{c} \), \( i_{g} \) and \( i_{F} \) respectively. Furthermore the converter, capacitor bank and PCC voltages are represented by \( v_{c} \), \( v_{g} \) and \( v_{F} \).

Based on Kirchhoff’s laws, the filter model \( F_{LCL} \) transfer function is obtained in (1) by defining the converter voltage as the input and the grid current as the output of the system.

\[
F_{LCL} = \frac{I(s)}{V(s)} = \frac{K}{s\lambda_{s} + \lambda_{d} + \lambda_{o}}
\]

\[
K = \frac{R_{F}}{L_{F}C_{F}R_{g}}
\]

\[
\lambda_{s} = \frac{C_{F}R_{F}R_{g}I_{c} + C_{F}R_{F}L_{F} + I_{c}L_{F}}{L_{F}C_{F}R_{g}}
\]

\[
\lambda_{d} = \frac{R_{F}R_{g}I_{c}I_{F} + R_{F}L_{F}}{L_{F}C_{F}R_{g}}
\]

\[
\lambda_{o} = \frac{R_{F}R_{g}I_{c} + R_{F}I_{F}}{L_{F}C_{F}R_{g}}
\]

When dealing with 3L converters, the phase voltage seen by the load is composed of \( \Delta V = V_{DC}/6 \) voltage steeps. Therefore, the minimum inductor required \( L \) in order to have a maximum current ripple of 10% from the rated peak current (\( \Delta I = 0.1 \times I_{DC} \)), can be calculated according with (2).

\[
L = \frac{\Delta V\Delta I}{\Delta i} = \frac{1}{6} \frac{V_{DC}}{I_{DC}} \cdot T_{sw} \Rightarrow C_{f} = 0.5 \mu F
\]

Where \( T_{sw} \) is the switching period.

Afterwards, a proper sharing of L into \( L_{c} \) (0.7L) and \( L_{g} \) (0.3L) is done in order to achieve minimum reactive power consumption of the filter. As the filter inductions have been previously determined, the \( C_{f} \) parameter will be obtained in (3) by selectively placing the resonant frequency at \( f_{sw} = 35 \) kHz (70% of \( f_{sw} \)) in order to achieve high current controllability when using a high \( F_{sw} \). The used filter parameters can be found in Table II.

**TABLE II. LCL-FILTER PARAMETERS**

<table>
<thead>
<tr>
<th>Converter Side</th>
<th>( L_{c} = 0.175 ) mH</th>
<th>( R_{c} = 7 ) mΩ</th>
</tr>
</thead>
<tbody>
<tr>
<td>Grid Side</td>
<td>( L_{g} = 0.075 ) mH</td>
<td>( R_{g} = 3 ) mΩ</td>
</tr>
<tr>
<td>Filter Capacitor</td>
<td>( C_{f} = 0.5 ) μF</td>
<td>( R_{F} = 10 ) kΩ</td>
</tr>
</tbody>
</table>
The overall system simulation (control and model of the converter) has been performed by using Matlab/ Simulink and the Plecs toolbox. In Fig. 5, the system uses: the grid current (Igridₐbc) for loop feedback and the grid voltage (Vgridₐbc) for synchronization.

In order to achieve the desired system functionalities a resonant current controller for fundamental frequency is used. Hence, an accurate current control will be achieved, as the current controller poles will be placed to provide infinite gain for 50 Hz [12].

The synchronization method used in this control strategy is based on a double SOGI frequency locked loop algorithm [13]. As a result, the fundamental frequency is continuously estimated for online tuning of the resonant controllers.

In simulation, the control has been implemented in C code by using S-Function Builder blocks from Matlab/Simulink in order to achieve a more realistic approach to the real system behaviour. Therefore, it is necessary to design the current controller for a discrete time system. In the stationary reference frame, high performances are achieved by designing a controller with a complex pole with a very low damping factor and characteristic frequency equal to the desired one (ω).

Considering that a point in the continuous time s-plane is mapped to the discrete time z-plane as z = exp (sΔt), a complex pole in s = zjω is mapped in discrete as a pole in z=cos(ωΔt) + jsin(ωΔt). In this case the discrete resonant controller transfer function will have the following form (4):

\[
C[z] = K \frac{z^2 + \alpha z + \alpha^2}{z^2 - 2\cos(\omega \Delta t) z + 1} = 2.3 \frac{z^2 - 1.782z + 0.891}{z^2 - 1.895z + 1}
\]  

(4)

Where K and the zeros of the controller transfer function are the design parameters, and Δt is the sampling period. By taking into consideration the controller transfer function and the discrete transfer function of the filter it is possible to obtain the final model, as it is shown in Fig. 6. Furthermore, a unit sample delay has been introduced in order to represent the sampling and the calculation time of the processor.

The design parameters have been obtained by introducing the current control design loop into MATLAB/Sisotool graphical interface. The obtained results for the 50 Hz current controller are given in (4). The root-locus and the closed loop bode diagram in Fig. 7(a) shows that the system is stable and that the controller is selective for the frequency of 50 Hz. When a step in active power from 0 to 12 kW (rated converter power) is provided as a reference, according to Fig. 7(b) the converter is injecting the rated peak current (alpha axis) to the grid (25 A).

**IV. HEATSINK REPARTITION SELECTION**

The junction and case temperature estimation of devices mentioned in Table I (MOSFET, IGBT and Diode) have been performed by implementing the Electro-Thermal Model according with [15]. The input signals for the model are measured from the converter considering Fig. 3: the current which is flowing through the devices (Iₑ-MOSFET current, Iₑ-MOSFET diode current, Iₑ-IGBT current, Iₑ-IGBT diode current, Iₑ-SiC Diode current) and the DC-link voltage. Fig. 8 shows that three types of models are involved: device model, power loss model and thermal model. Details about the proposed Electro-Thermal Model are provided in [15].
The obtained parameters, for devices thermal impedance estimation, can be seen in Table III.

<table>
<thead>
<tr>
<th>Device</th>
<th>Rth[k/W]</th>
<th>t[s]</th>
<th>Case</th>
<th>t[s]</th>
<th>Rth[k/W]</th>
<th>t[s]</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOSFET CREE(SiC)</td>
<td>0.3681</td>
<td>0.024</td>
<td>0.329</td>
<td>0.194-4</td>
<td>0.565</td>
<td>0.3576</td>
</tr>
<tr>
<td>Diode CREE(SiC)</td>
<td>1.49e-1</td>
<td>0.055</td>
<td>0.358</td>
<td>0.02e-2</td>
<td>0.1225</td>
<td>0.76e-4</td>
</tr>
<tr>
<td>IGBT</td>
<td>1.92e-1</td>
<td>0.03</td>
<td>0.367</td>
<td>0.42e-3</td>
<td>0.3003</td>
<td>1.547e-2</td>
</tr>
<tr>
<td>IGBT2</td>
<td>9.42e-3</td>
<td>0.038</td>
<td>0.329</td>
<td>0.93e-4</td>
<td>0.5574</td>
<td>0.3743</td>
</tr>
<tr>
<td>IGBT3</td>
<td>7.9e-2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

Another important aspect in the thermal model design is the heatsink thermal impedance. First, the ambient temperature $T_a$ is considered constant to 30°C. The $c_{a,bu}$ has been determined for the worst thermal loading case scenario when the converter is injecting the rated power to the grid and the devices case temperature should not exceed 100°C. Moreover, three cases were considered for the calculations. In the first case it is considered that each device is mounted on its own heatsink. According with the implemented PV-inverter topology there are devices which have the same current loading, therefore it was expected they will have the same value of the heatsink thermal impedance. For the second case two heatsinks are used, first one for the first two devices with the highest losses and the second one for the remaining devices. In the last case a common heatsink is used for all the devices. By analyzing the obtained results from Table IV, it can be stated that due to the lower losses achieved in 3L-BS NPC, the heatsink thermal impedance values are significantly higher than in 3L-D NPC. Therefore a smaller heatsink is required.

<table>
<thead>
<tr>
<th>TABLE IV. HEATSINK THERMAL IMPEDANCE</th>
</tr>
</thead>
<tbody>
<tr>
<td>Case No.</td>
</tr>
<tr>
<td>1. Individual Heatsink</td>
</tr>
<tr>
<td>2. Shared Heatsink</td>
</tr>
<tr>
<td>3. One-leg Heatsink</td>
</tr>
<tr>
<td>3L-BS NPC $Z_{th,kW}$</td>
</tr>
<tr>
<td>1. Individual Heatsink</td>
</tr>
<tr>
<td>2. Shared Heatsink</td>
</tr>
<tr>
<td>3. One-leg Heatsink</td>
</tr>
</tbody>
</table>

V. SIMULATION RESULTS

The study case emphasized in Fig. 9, shows the conduction, switching and LCL-filter losses distribution when the 3L-D/BS NPC inverters are injecting 25%, 50%, 75% and 100% of its rated active power into the grid. As it was expected the 3L-DNPC inverter has considerably higher losses than 3L-BS NPC. It is worth to mention that due to the lower Eon/Eoff energies of SiC MOSFET a positive impact in switching losses of the BS NPC topology is achieved.

Finally, the efficiency of PV-inverter topologies is calculated for progressively/different power ratings from 0 to 12 kW with steps of 0.6 kW. By analysing the obtained results presented in Fig. 10, the efficiency of 3L-BS NPC is higher than 3L-D NPC with 1%, when comparing the peak efficiencies, and with 1.4%, when comparing the efficiency at rated power.

Moreover the estimated efficiency curve for 3L-BS NPC PV-inverter is similar with the one measured by SMA for STP 20000 TLHE-10 [3].

The thermal loading transient behavior/study of the PV-inverter devices has been also performed. As an example, in Fig. 11, is emphasized the thermal loading/cycling/temperature transient of the SiC-MOSFET mounted on common heatsink, when the 3L-BS NPC injected power is changed from 12 kW (25A) to 7.3 kW (15A) at time 25 s. According to the obtained simulations results shown in Fig. 11, it is worth to mention that, after 25 s from the mentioned current step, the temperature is stabilizing at the final peak value of 81.6°C for the SiC chip and 70°C for the device case temperature.

![Fig. 9. Total losses distribution in 3L-D/BS NPC PV-inverters](image9.png)

![Fig. 10. Efficiency curve of 3L-D/BS NPC PV-inverters](image10.png)

![Fig. 11. Transient response of the thermal cycling variation of the junction and case temperatures when the converter current Ic is changing from 25A to 15A at time 25s](image11.png)
Fig. 12 and Fig. 13 present the thermal loading of the converter devices for the worst case scenario respectively when the rated active power is injected into the grid. Three different cases are simulated considering the heatsink repartition as discussed in the previous chapter.

Fig. 12 shows the 3L-DNPC converter devices thermal loading. As it was expected due to the current stress repartition, the IGBT2/3 chip temperature is higher than IGBT1/4. According to the obtained values (Table V) there is a considerable difference between the device ΔT and T$_{MAX}$ obtained in case (a) and (c). So when a common heatsink for all devices is used (a), due to its increased capacity the ΔT is decreasing considerably and the peak temperature is increasing (+5.5 for IGBT2/3, +4 for IGBT1/4, and +3.5 for Diode1/2).

<table>
<thead>
<tr>
<th>Case</th>
<th>(a)</th>
<th>(b)</th>
<th>(c)</th>
<th>(a)</th>
<th>(b)</th>
<th>(c)</th>
</tr>
</thead>
<tbody>
<tr>
<td>IGBT1/4</td>
<td>117.5</td>
<td>116</td>
<td>113.5</td>
<td>9.5</td>
<td>11</td>
<td>16</td>
</tr>
<tr>
<td>IGBT2/3</td>
<td>131</td>
<td>128.5</td>
<td>125.5</td>
<td>16</td>
<td>18</td>
<td>22</td>
</tr>
<tr>
<td>Diode1/2</td>
<td>117</td>
<td>115</td>
<td>113.5</td>
<td>12</td>
<td>12</td>
<td>18</td>
</tr>
</tbody>
</table>

Even there is a considerable difference of the chip temperature within IGBT1/4 and IGBT2/3, the case temperature of all devices is kept under the maximum allowed limits (100°C), therefore a proper heatsink thermal impedance has been determined for all three studied cases.
The thermal loading of 3L-BS NPC topology devices is presented in Fig. 13. According to the obtained values (Table VI) for MOSFET1/2, when a common heatsink for all devices is used (a), due to its increased capacity the $\Delta T$ is decreasing considerably and the peak temperature is increasing.

For the IGBT1/2 it is plotted also its freewheeling Diode1/2 temperature, because in this topology the current stress of the neutral point clamping IGBT is the same with the freewheeling diode (Fig. 3). Even they have the same current stress, the temperature of IGBT and Diode differs considerably due to the thermal impedance, which in case of diode is doubled. The Diode/IGBT temperature varies also due to IGBT/Diode losses, and the device case temperature varies due to $P_{tot}$ (Fig 13(c)), therefore IGBT-Diode Thermal Coupling was achieved by implementing the proposed model.

### VI. CONCLUSIONS

The design and control of a 12 kVA grid connected converter according to the power ratings parameters and topologies of PV-inverters produced by Danfoss (3L-DNPC) and SMA (3L-BS NPC), has been implemented.

According to the desired switching frequency and with the system specifications, an LCL-filter has been designed.

A control for the fundamental frequency current component (50Hz) has been designed by using resonant controllers in the stationary reference frame.

Moreover a novel Electro-Thermal Model for discrete devices, able to consider the thermal-coupling within the Transistor-Diode integrated on the same package, has been proposed. Considering the designed converter and the proposed Electro-Thermal Model, the thermal cycling estimation of the devices has been performed for the worst case scenario, respectively when the rated active power is injected into the grid. The obtained simulation results are able to predict the thermal loading repartition within the converter devices, by estimating their $\Delta T$ and $T_{MAX}$. It is important to mention that as it was expected, for 3L-D NPC configuration, the predicted IGBT2/3 chip temperature is higher than IGBT1/2. In case of 3L-BS NPC topology, the most stressed device is the IGBT freewheeling diode, due to its higher thermal impedance. This thermal loading difference within the devices will have a negative impact in converter reliability.

For each topology, three different cases have been simulated according to the heatsink repartition: one-leg heatsink, shared heatsink and individual heatsink.

It has been determined the minimum heatsink thermal impedance required in order not to overpass the maximum allowed junction and case temperature limits by considering also the heatsink repartition and the converter topology.

When a common heatsink for all devices has been used, due to its increased capacity, the $\Delta T$ is decreasing considerably and $T_{MAX}$ is increasing, compared with individual heatsink repartition. Shared heatsink repartition is proposed as a compromise within low $\Delta T$ and high $T_{MAX}$.

Moreover the obtained results concluded that a proper heatsink thermal impedance has been obtained for all three studied cases.

As a final conclusion, when comparing the associated SiC based PV-inverters, it can be stated that the 3L-BS NPC topology has a higher efficiency and a better thermal loading distribution within the devices.

### REFERENCES


<table>
<thead>
<tr>
<th>Case</th>
<th>Peak Temperature $T_{MAX}$ [°C]</th>
<th>Temperature Variation $\Delta T$ [°C]</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOSFET1/2</td>
<td>117</td>
<td>116.5</td>
</tr>
<tr>
<td>IGBT1/2</td>
<td>130</td>
<td>130</td>
</tr>
<tr>
<td>FDiode1/2</td>
<td>115</td>
<td>113.5</td>
</tr>
</tbody>
</table>