Aalborg Universitet

AALBORG UNIVERSITY
DENMARK

Hybrid Synchronous/Stationary Reference Frame Filtering based PLL

Golestan, Saeed; Guerrero, Josep M.; Abusorrah, Abdullah; Al-Turki, Yusuf

Published in:
I E E E Transactions on Industrial Electronics

DOI (link to publication from Publisher):
[10.1109/TIE.2015.2393835](https://doi.org/10.1109/TIE.2015.2393835)

Publication date:
2015

Document Version
Early version, also known as pre-print

[Link to publication from Aalborg University](#)

Citation for published version (APA):
Golestan, S., Guerrero, J. M., Abusorrah, A., & Al-Turki, Y. (2015). Hybrid Synchronous/Stationary Reference Frame Filtering based PLL. *I E E E Transactions on Industrial Electronics*, 62(8), 5018 - 5022 .
<https://doi.org/10.1109/TIE.2015.2393835>

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal -

Take down policy

If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.

Hybrid Synchronous/Stationary Reference Frame Filtering based PLL

Saeed Golestan, *Member, IEEE*, Josep M. Guerrero, *Fellow, IEEE*, Abdullah M. Abusorrah, *Senior Member, IEEE*

Abstract—Designing an effective phase-locked loop (PLL) for three-phase applications is the objective of this paper. The designed PLL structure is able to provide an accurate estimation of grid voltage frequency and phase even in the presence of all harmonic components of both positive and negative sequences and dc offset in its input. In addition to offer a high disturbance rejection capability, the suggested PLL structure has a fast transient response and provides a settling time of around two cycles of fundamental frequency. The effectiveness of suggested PLL structure is confirmed using numerical results.

Index Terms—Delay signal cancellation (DSC), moving average filter (MAF), phase detection, phase-locked loop (PLL).

I. INTRODUCTION

The phase-locked loop (PLL) is a circuit or algorithm with three distinct parts, namely the phase detector, the loop filter (LF), and the voltage controlled oscillator, that adjusts the phase of its output signal to follow the phase of its input [1]. The great benefits of PLL such as its robustness and ease of implementation has made it a suitable choice for synchronization and control purposes in grid connected applications [2]–[5].

To ensure a zero average steady-state phase error in the presence of frequency drifts, PLLs often employ a proportional-integral (PI) controller as the LF [6]. The PI controller, however, has a limited capability to mitigate the disturbance components in the PLL control loop. To further improve the disturbance rejection ability of PLLs, cascading additional filters such as the moving average filter (MAF) [7], the dq -frame cascaded delayed signal cancellation (DSC) [8], [9], [10], and the notch filters [11] with the PI controller is sometimes recommended. These filters, however, increase the phase delay in the PLL control loop. Therefore, to ensure stability when using these filters, the PLL bandwidth should be significantly reduced, which slows down the transient response.

An effective approach to improve the PLL dynamic behavior when using these filters is to employ a hybrid type-1/type-2 PLL structure, as that proposed in [12]. In this structure, the

Fig. 1. Structure of the standard MAF-PLL.

PLL acts as a type-1 control system under nominal frequency, and turns to a type-2 control system under off-nominal grid frequencies. This structure removes the coupling between the estimated frequency and phase under phase angle jumps and enables the PLL to achieve a fast dynamic response and high filtering capability.

Another approach is to use a proportional-integral-derivative (PID) controller instead of the PI controller in the PLL control loop [7]. The phase lead induced by the derivative action of PID controller enables the designer to some degree compensate the phase delay caused by the in-loop filtering stage and, therefore, improve the PLL dynamic behavior and enhance its stability margin.

Inspired from the idea of quasi-type-1 PLL (QT1-PLL) [13], a PLL with fast dynamic response and high filtering capability is developed in this paper. The suggested PLL structure is called the hybrid PLL (HPLL), as it is based on a hybrid synchronous/stationary reference frame filtering method. The effectiveness of suggested PLL structure is confirmed through numerical results.

II. QUASI-TYPE-1 PLL

Fig. 1 demonstrates the schematic diagram of the standard MAF-PLL, which is the conventional synchronous reference frame PLL with in-loop MAF [7]. The in-loop MAF, however, as mentioned before, slows down the PLL transient response. To mitigate this problem, the PI controller can be replaced with a simple gain. Removing the integral action of the PI controller, however, makes the PLL incapable of tracking frequency drifts. To tackle this problem, the output signal of the MAF can be added to the estimated phase by the PLL, as highlighted by the coloured line in Fig. 2 [13]. This addition forces the MAF to act like an integrator and, therefore, enables the PLL to achieve a zero average phase-error in the presence of frequency drifts. This PLL structure is called the QT1-PLL [13].

The QT1-PLL provides a fast dynamic behavior (a settling time of around 1.5 cycles of the nominal frequency) and

Manuscript received September 26, 2014; revised December 11, 2014; accepted January 3, 2015.

Copyright © 2014 IEEE. Personal use of this material is permitted. However, permission to use this material for any other purposes must be obtained from the IEEE by sending a request to pubs-permissions@ieee.org.

S. Golestan is with the Department of Electrical Engineering, Abadan Branch, Islamic Azad University, Abadan 63178-36531, Iran (e-mail: s.golestan@ieee.org).

J. M. Guerrero is with the Department of Energy Technology, Aalborg University, Aalborg DK-9220, Denmark (e-mail: joz@et.aau.dk).

A. M. Abusorrah is with the Renewable Energy Research Group, Faculty of Engineering, King Abdulaziz University, Jeddah, Saudi Arabia (e-mail: aabusorrah@kau.edu.sa).

Fig. 2. Schematic diagram of the QT1-PLL.

Fig. 3. 2% settling time of the QT1-PLL as a function of k_p .

a good disturbance rejection capability, when only blocking the odd-order harmonic components of the PLL input is needed. However, when blocking all harmonics and dc offset is intended, as is the case here, its transient response may not be fast enough for the grid connected applications. To better visualize this fact, Fig. 3 shows the variations of the 2% settling time of QT1-PLL as a function of k_p in response to a phase-angle jump. Notice that in obtaining this plot the MAF window length is set to $T_w = T$ (T is the grid fundamental period), as the objective is to block all harmonics and dc offset. As shown in Fig. 3, the minimum settling time of the QT1-PLL is around three cycles of the nominal frequency, which is obtained for $k_p \approx 50$.

III. SUGGESTED PLL STRUCTURE

The relatively slow transient response of the QT1-PLL (when selecting $T_w = T$) is due to the large phase delay introduced by the MAF in its control. Therefore, to improve its transient response, we change the MAF window length to $T_w = T/2$. In this condition, the MAF can only block the odd-order harmonics of the PLL input, and cannot effectively block the dc offset and even-order harmonic components. To tackle this problem, we use the $\alpha\beta$ -frame DSC ($\alpha\beta$ DSC) operator in the PLL input. The $\alpha\beta$ DSC is a finite impulse response filter that can be defined in the Laplace-domain as [14], [15]

$$\alpha\beta\text{DSC}_n(s) = \frac{1 + e^{\frac{j2\pi}{n}} e^{-\frac{T}{n}s}}{2} \quad (1)$$

where n is the delay factor, and it should be determined according to those components that should be removed.

The $\alpha\beta$ DSC operator in the PLL input should block the dc offset and even-order harmonic components. Therefore, $n = 2$ is selected as its delay factor. Fig. 4 shows the Bode plot of $\alpha\beta\text{DSC}_2$ operator. It can be observed that the $\alpha\beta\text{DSC}_2$ operator has unity gain at 50 Hz (fundamental frequency), and provides zero gain at zero frequency and all even-order

Fig. 4. Bode plot of $\alpha\beta\text{DSC}_2$ operator.

harmonic frequencies. Incorporating the $\alpha\beta\text{DSC}_2$ operator into the QT1-PLL structure, which results in the proposed PLL structure, is shown in Fig. 5. We call this structure the hybrid PLL (HPLL), as it uses a hybrid stationary/synchronous reference frame filtering technique.

As shown in Fig. 4, the $\alpha\beta\text{DSC}_2$ operator passes the fundamental frequency component with no phase shift when the grid frequency is at its nominal value; a phase shift, however, happens in the presence of frequency drifts. To compensate this error, the frequency estimated by the PLL can be fed back to the $\alpha\beta\text{DSC}_2$ operator to make it frequency adaptive. This feedback loop, however, makes the PLL highly nonlinear. In this condition, it is rather difficult to ensure the PLL stability under all circumstances. To avoid this problem, we compensate this error at the PLL output [16].

Considering $\omega_i = \omega_n + \Delta\omega_i$ as the grid frequency, where $\Delta\omega_i$ denotes the deviation of grid frequency from the nominal frequency ω_n , the phase shift caused by the $\alpha\beta\text{DSC}_2$ operator at the fundamental frequency can be obtained as

$$\angle\alpha\beta\text{DSC}_2(j\omega_i) = -\frac{T}{4}\Delta\omega_i. \quad (2)$$

Considering that the output signal of the proportional gain k_p is an estimation of $\Delta\omega_i$, this phase-error can be easily compensated as highlighted in Fig. 5, in which $k_\varphi = T/4$.

A. Small-Signal Model

Fig. 6 shows the HPLL small-signal model, in which the dynamics of the $\alpha\beta\text{DSC}$ operator is modeled by its synchronous reference frame equivalent, i.e. the dq -frame DSC ($dq\text{DSC}$) operator. This model is very useful for analyzing the HPLL stability and tuning its parameters. The procedure of derivation of the model is not presented here for the sake of brevity, however its accuracy is evaluated in the following.

To evaluate the accuracy of this model, a dynamic performance comparison between the actual HPLL and its model is conducted. Fig. 7 shows the results of this comparison. It can be observed that the small-signal model accurately predicts the HPLL dynamic behavior, which confirms its accuracy.

Fig. 5. Schematic diagram of HPLL.

Fig. 6. HPLL small-signal model.

Fig. 7. Accuracy assessment of the small-signal model. Parameters: $T_w = 0.01$ s, and $k_p = 94$.

B. Parameter Design Guidelines

The proportional gain k_p is the only parameter that need to be designed, as the MAF window length and the $\alpha\beta$ DSC delay factor have been already selected. Fig. 8(a) and (b) shows the variations of 2% settling time (in response to a phase angle jump) and phase margin (PM) of the HPLL as a function of k_p , respectively. The minimum settling time, which is less than two cycles of the nominal frequency, corresponds to $k_p \approx 94$. This value of k_p also results in PM = 34.8° , which is good enough to ensure the HPLL stability. Therefore, $k_p = 94$ is selected in this paper.

IV. SIMULATION RESULTS

The aim of this section is to evaluate the performance of HPLL through its digital simulation in Matlab/Simulink environment. Throughout the simulation studies, the sampling frequency 10 kHz and the nominal frequency 50 Hz are considered.

For the sake of comparison, the QT1-PLL and the standard MAF-PLL are also implemented and their performance is compared with that of the proposed PLL. The MAF-PLL control parameters are selected using the symmetrical optimum method [7], and the QT1-PLL proportional gain k_p is selected close to 50 to minimize its settling time (see Fig. 3). The control parameters of all PLLs are summarized in I.

Fig. 8. (a) the 2% settling time of the HPLL as a function of k_p in response to a phase angle jump; (b) the phase margin of the HPLL as a function of k_p .TABLE I
CONTROL PARAMETERS

	MAF-PLL	QT1-PLL	HPLL
Proportional gain, k_p	41.42	49.8	94
Integral gain, k_i	710.68	—	—
MAF window length, T_w	0.02 s	0.02 s	0.01 s

Fig. 9 and 10 show simulation results under a $+40^\circ$ phase angle jump and $+3$ Hz frequency step change, respectively. As shown, the HPLL provides the shortest settling time (its settling time is around two cycles of nominal frequency).

Fig. 11 shows the steady-state simulation results under harmonically distorted and unbalanced grid conditions. The grid voltage parameters are $V_1^+ = 1$ pu, $V_1^- = V_5^- = V_7^+ = V_{11}^- = V_{13}^+ = 0.05$ pu, and $V_2^- = V_4^+ = V_8^- = V_{10}^+ = 0.01$ pu. This test is carried out under off-nominal grid frequencies, as the disturbance rejection capability of all PLL is excellent under nominal frequency. As show, the MAF-PLL provides

Fig. 9. Simulation results under a $+40^\circ$ phase-angle jump. Fig. 10. Simulation results under a $+3$ Hz frequency step change.

Fig. 11. Steady-state simulation results under distorted and unbalanced grid condition.

an excellent filtering capability even in the presence of large frequency drifts. The harmonic filtering capability of the proposed HPLL and QT1-PLL, although not as good as that of the MAF-PLL, is quite acceptable, particularly when the grid frequency is close to its nominal value.

Fig. 12 shows the steady-state simulations results in the presence of an exaggeratedly large dc offset (0.5 pu) in the phase A of the grid voltage. This test is carried out under

Fig. 12. Steady-state simulation results when a large dc offset exists in the PLL input.

off-nominal frequency ($f = 47$ Hz), as the dc offset rejection capability of all PLLs is excellent under nominal frequency. It can be observed that the proposed HPLL gives a zero phase error, thanks to the action of the $\alpha\beta$ DSC₂ operator in its input. The dc offset rejection capability of the MAF-PLL is quite good, as shown in Fig. 12. The QT1-PLL, however, is not able to effectively reject the dc offset.

V. CONCLUSION

In this paper an effective PLL, called the HPLL, for fast synchronization under adverse grid conditions was proposed. The suggested PLL structure has a different structure compared to the standard PLLs, which enables it to achieve a high filtering capability and a fast transient response. The effectiveness of the proposed PLL structure was confirmed through numerical results.

ACKNOWLEDGMENT

This project was funded by the Deanship of Scientific Research (DSR), King Abdulaziz University, Jeddah, under grant no. (22-135-35-HiCi). The Authors, therefore, acknowledge with thanks DSR technical and financial support.

REFERENCES

- [1] F. M. Gardner, *Phaselock Techniques*, 3rd ed. Hoboken, NJ: Wiley, 2005.
- [2] K. Lee, J. Lee, D. Shin, D. Yoo, and H. Kim, "A novel grid synchronization PLL method based on adaptive low-pass notch filter for grid connected pcs," *IEEE Trans. Ind. Electron.*, vol. 61, no. 1, pp. 292-301, Jan. 2014.
- [3] G. G. Pozzebon, A. F. Q. Goncalves, G. G. Pena, N. E. M. Mocambique, and R. Q. Machado, "Operation of a three-phase power converter connected to a distribution system," *IEEE Trans. Ind. Electron.*, vol. 60, no. 5, pp. 1810-1818, May 2013.
- [4] S. Golestan, M. Monfared, F. D. Freijedo, J. M. Guerrero, "Design and tuning of a modified power-based PLL for single-phase grid connected power conditioning systems," *IEEE Trans. Power Electron.*, vol. 27, no. 8, pp. 3639-3650, Aug. 2012.
- [5] M. Karimi Ghartemini, "Linear and pseudolinear enhanced phased-locked loop (EPLL) structures," *IEEE Trans. Ind. Electron.*, vol. 61, no. 3, pp. 14641474, Mar. 2014.

- [6] S. Golestan, M. Monfared, F. Freijedo, and J. Guerrero, "Advantages and challenges of a type-3 pll," *IEEE Trans. Power Electron.*, vol. 28, no. 11, pp. 4985-4997, 2013.
- [7] S. Golestan, M. Ramezani, J. M. Guerrero, F. D. Freijedo, and M. Monfared, "Moving average filter based phase-locked loops: performance analysis and design guidelines," *IEEE Trans. Power Electron.*, vol. 29, no. 6, pp. 2750-2763, Jun. 2014.
- [8] S. Golestan, M. Ramezani, J. M. Guerrero, and M. Monfared, "dq-frame cascaded delayed signal cancellation-based PLL: Analysis, design, and comparison with moving average filter-based PLL," *IEEE Trans. Power Electron.*, vol. 30, no. 3, pp. 1618-1632, Mar. 2015.
- [9] Y. F. Wang, and Y. Li, "Grid synchronization PLL based on cascaded delayed signal cancellation," *IEEE Trans. Power Electron.*, vol. 26, no. 7, pp. 1987-1997, Jul. 2011.
- [10] Y. F. Wang, and Y. W. Li, "Analysis and digital implementation of cascaded delayed-signal-cancellation PLL," *IEEE Trans. Power Electron.*, vol. 26, no. 4, pp. 1067-1080, Apr. 2011.
- [11] F. G. Espin, E. Figueres, and G. Garcera, "An adaptive synchronous-reference-frame phase-locked loop for power quality improvement in a polluted utility grid," *IEEE Trans. Ind. Electron.*, vol. 59, no. 6, pp. 2718-2731, Jun. 2012.
- [12] L. Wang, Q. Jiang, L. Hong, C. Zhang, and Y. Wei, "A novel phase-locked loop based on frequency detector and initial phase angle detector," *IEEE Trans. Power Electron.*, vol. 28, no. 10, pp. 4538-4549, Oct. 2013.
- [13] S. Golestan, F. D. Freijedo, A. Vidal, J. M. Guerrero, and J. Doval Gandoy, "A quasi-type-1 phase-locked loop structure," *IEEE Trans. Power Electron.*, vol. 29, no. 12, pp. 6264-6270, Dec. 2014.
- [14] Y. F. Wang, and Y. W. Li, "A grid fundamental and harmonic component detection method for single-phase systems," *IEEE Trans. Power Electron.*, vol. 28, no. 5, pp. 2204-2213, Jul. 2013.
- [15] Y. F. Wang, and Y. Li, "Three-phase cascaded delayed signal cancellation PLL for fast selective harmonic detection," *IEEE Trans. Ind. Electron.*, vol. 60, no. 4, pp. 1452-1463, Apr. 2013.
- [16] J. W. Choi, Y. K. Kim, and H. G. Kim, "Digital PLL control for single phase photovoltaic system," *Proc. Inst. Elect. Eng. Power Appl.*, vol. 153, no. 1, pp. 40-46, Jan. 2006.

Josep M. Guerrero (S'01-M'04-SM'08-FM'14) received the B.S. degree in telecommunications engineering, the M.S. degree in electronics engineering, and the Ph.D. degree in power electronics from the Technical University of Catalonia, Barcelona, in 1997, 2000 and 2003, respectively. Since 2011, he has been a Full Professor with the Department of Energy Technology, Aalborg University, Denmark, where he is responsible for the Microgrid Research Program. From 2012 he is a guest Professor at the Chinese Academy of Science and the Nanjing University of Aeronautics and Astronautics; and from 2014 he is chair Professor in Shandong University.

His research interests is oriented to different microgrid aspects, including power electronics, distributed energy-storage systems, hierarchical and cooperative control, energy management systems, and optimization of microgrids and islanded minigrids. Prof. Guerrero is an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS, the IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, and the IEEE Industrial Electronics Magazine, and an Editor for the IEEE TRANSACTIONS ON SMART GRID. In 2014 he was awarded by Thomson Reuters as ISI Highly Cited Researcher, and in the same year he was elevated as IEEE Fellow for contributions to "distributed power systems and microgrids".

Abdullah M. Abusorrah (M'08-SM'14) is an Associate Professor in the Department of Electrical and Computer Engineering at King Abdulaziz University. He is the coordinator of the Renewable Energy Research Group at King Abdulaziz University. His field of interest includes power quality, smart grid and system analyses. He received his PhD degree in Electrical Engineering from the University of Nottingham in United Kingdom..

Saeed Golestan (M'11) received the B.Sc. degree in electrical engineering from Shahid Chamran University of Ahvaz, Iran, in 2006, and the M.Sc. degree in electrical engineering from Amirkabir University of Technology, Tehran, Iran, in 2009.

He is currently a Lecturer with the Department of Electrical Engineering, Abadan Branch, Islamic Azad University, Iran. His research interests include phase-locked loop and nonlinear filtering techniques for power engineering applications, power quality measurement and improvement, estimation of power

system parameters, and microgrid.