

## **Aalborg Universitet**

### A Smart Current Modulation Scheme for Harmonic Reduction in Three- Phase Motor **Drive Applications**

Davari, Poova: Zare, Firuz: Blaabjerg, Frede

Published in:

Proceedings of the 2015 17th European Conference on Power Electronics and Applications (EPE'15 ECCE-Europe)

DOI (link to publication from Publisher): 10.1109/EPE.2015.7309219

Publication date: 2015

Document Version Early version, also known as pre-print

Link to publication from Aalborg University

Citation for published version (APA):

Davari, P., Zare, F., & Blaabjerg, F. (2015). A Smart Current Modulation Scheme for Harmonic Reduction in Three- Phase Motor Drive Applications. In *Proceedings of the 2015 17th European Conference on Power Electronics and Applications (EPE'15 ECCE-Europe)* (pp. 1-10). IEEE Press. https://doi.org/10.1109/EPE.2015.7309219

#### **General rights**

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
   You may not further distribute the material or use it for any profit-making activity or commercial gain
   You may freely distribute the URL identifying the publication in the public portal -

If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.

Downloaded from vbn.aau.dk on: December 15, 2025

# A Smart Current Modulation Scheme for Harmonic Reduction in Three-Phase Motor Drive Applications

Pooya Davari\*<sup>1</sup>, Firuz Zare<sup>†2</sup> and Frede Blaabjerg\*<sup>3</sup>
\*Department of Energy Technology, Aalborg University
Aalborg 9220, Denmark
E-Mail: <sup>1</sup>pda@et.aau.dk, <sup>3</sup>fbl@et.aau.dk
URL: http://www.et.aau.dk

†Danfoss Power Electronics A/S
Gråsten 6300, Denmark
E-Mail: <sup>2</sup>fza@danfoss.com
URL: http://www.danfoss.com

## Keywords

«Harmonics», «Modulation strategy», «Power factor correction», «Three-phase system»

#### **Abstract**

Electric motor-driven systems consume considerable amount of the global electricity. Majority of three-phase motor drives are equipped with conventional diode rectifier and passive harmonic mitigation, being witnessed as the main source in generating input current harmonics. While many active harmonic mitigation methods have been developed over the years, the total cost and complexity has become the main obstacle in employing prior-art methods for motor drive systems. This paper presents a novel current modulation method based on the electronic inductor concept for three-phase ac-dc systems to reduce input current harmonics. The obtained results at simulation and experimental levels confirm the effectiveness of the proposed approach.

#### 1. Introduction

Non-linear characteristics of the diode rectifier cause harmonic input current, which has undesirable consequences [1]-[6]. The problem associated with the harmonic distortion is unnecessary losses and heat in power system transformers and nuisance tripping of circuit breakers and over-stressing of power factor correction capacitors. This highlights the necessity for the drive systems to maintain the level of the generated current harmonics within the acceptable limits and recommended by standards, such as IEC61000 [7]. This problem becomes significant when a large number of industrial converters and variable speed drives are connected to a Point of Common Coupling (PCC), where other users are also connected to the same network.

As Fig. 1 illustrates, typically in a motor drive system a three-phase diode rectifier is employed as the first conversion stage following with a voltage source inverter [3], [7]. Simplicity, reliability, robustness, and being cost-effective are the main reasons that the majority of the systems apply a diode rectifier at the front-end. However, diode rectifiers impose a high level of input current harmonics. The performance can be improved by the application of passive filtering (see Fig. 1) by employing ac-side or dc-side inductance [1], [4]-[6]. Passive filters are a cost effective solution at low power (below 10 kW), but they are bulky, worsen the system dynamic and behavior, introduce resonance in a power system and their performance depends on load profile and the power system configuration. As a consequence, a vast of active harmonic mitigation methods have been introduced to improve the input current quality by reducing its low order harmonic contents [4]-[6], [8]-[11].

Recent technological progresses in power semiconductor industry have changed the perception of active methods. However cost, efficiency and power density (W/kg) are the most demanded features.




Fig. 1: A block diagram of a motor drive system.

Thus, from industry perspective, these are the key elements of success in power converters design and development. This is specially the case with the applications where there is no need to obtain a pure sinusoidal input current as long as they comply with the standard recommendation. One of these methods is employing electronic inductor suitable for low and medium power motor drive applications [4], [12]-[17].

The proposed method tackles the aforementioned challenges with an effective current modulation scheme based on the electronic inductor concept suitable for three-phase systems. Different cases have been analyzed and verified through simulation and practical experimentation.

#### 2. Electronic Inductor

The basic idea of electronic inductor is to replace the bulky dc-side inductor with a relatively small inductor which by incorporation of a dc-dc converter it emulates the behavior of an ideal infinite inductor [12], [13], [15]. Hence, the input current will be a square-wave with 120 degrees conduction due to the fact that at each instant of time only two phases conduct and circulate dc link current through the main supply (see Fig. 2). This operating mode is a continuous conduction mode as the dc link current is always positive and never reaches to zero.

The harmonics of a line current with a square waveform can be calculated applying Fourier series analysis as follows [12]:

$$i_n = \frac{4}{n\pi} I_{dc1} \cos\left(n\alpha\right) \tag{1}$$

As Fig. 2 illustrates, for a three-phase diode rectifier, the phase angle  $\alpha$  is  $30^{\circ}$  while for a controlled rectifier the phase angle depends on control system and applications.

# 3. Proposed Current Modulation Strategy

The proposed current modulation approach is based on adding (or subtracting) phase-displaced current levels which can have certain low frequency harmonics eliminated in the three-phase input line currents. This technique is based on the calculation of a preprogrammed switching pattern for the dclink current to obtain input currents with zero content in those specific harmonics.




Fig. 2: A circuit diagram of a three phase diode rectifier with a constant controlled current at DC link.

Adding the new current level in a symmetrical way (see Fig. 3) results in a half-wave symmetry and having sum of the three-phase input currents to be zero at any instant of time. The first feature makes the even harmonics to disappear from the current waveform, while the latter one cancels out all tripled harmonics in a balanced system. As Fig. 3 depicted the proposed current waveform is comprises of three square-wave signals with different magnitudes and pulse widths. The first current waveform has the magnitude of  $I_{dc1}$  with the conduction phase angle of  $30^{\circ}$  which is defined based on the normal operating modes of a three-phase diode rectifier and the conduction phase angle cannot be controlled. The second current waveform has the magnitude of  $I_{dc2}$  with the conduction phase angle of  $\alpha_1$ . The third current waveform has the magnitude of  $I_{dc2}$  but with a different conduction phase angle  $(\alpha_2)$ . These current waveforms can be analyzed based on (1) in which the fundamental input current magnitude and its harmonics can be calculated as follows:

$$i_n = \frac{4}{n\pi} [I_{dc1}\cos(n30) + I_{dc2}\cos(n\alpha_1) - I_{dc2}\cos(n\alpha_2)]$$
 (2)

Equation (2) shows that the fundamental current can be defined by selecting the variables  $I_{dc1}$ ,  $I_{dc2}$ ,  $\alpha_1$  and  $\alpha_2$  but a main consequence will be on harmonic magnitudes. Therefore an optimum selection of these parameters is required to improve the quality of the input current. According to the line current waveform depicted in Fig. 3 the following condition should be valid:

$$2\beta + \theta = 60$$
 where  $\beta = \alpha_1 - 30$  and  $\theta = \alpha_2 - \alpha_1$  (3)

By substituting the conduction phase angles  $\alpha_1$  and  $\alpha_2$  in (3), the condition to satisfy waveform symmetry is as follows:

$$2\beta + \theta = 2(\alpha_1 - 30) + (\alpha_2 - \alpha_1) = 60 \text{ or } \alpha_1 + \alpha_2 = 120$$
 (4)

Considering (2) and having  $\alpha_1$  and  $\alpha_2$  as the switching angles, up to two selected low order harmonics can be cancelled out. The mathematical statement of these conditions is then (e.g. k = 5 and m = 13):

$$i_{1} = \frac{4}{\pi} [I_{dc1} \cos(30) + I_{dc2} \cos(\alpha_{1}) - I_{dc2} \cos(\alpha_{2})]$$

$$i_{k} = \frac{4}{k\pi} [I_{dc1} \cos(k30) + I_{dc2} \cos(k\alpha_{1}) - I_{dc2} \cos(k\alpha_{2})] = 0$$

$$i_{m} = \frac{4}{m\pi} [I_{dc1} \cos(m30) + I_{dc2} \cos(m\alpha_{1}) - I_{dc2} \cos(m\alpha_{2})] = 0$$
(5)




Fig. 3: Detailed analysis of the proposed current waveform with selected harmonic cancellation.

This is a system of three transcendental equations with four unknown variables  $I_{dc1}$ ,  $I_{dc2}$ ,  $\alpha_1$ ,  $\alpha_2$ . Therefore, as the equations are nonlinear, mathematical methods or numerical solutions are required to find proper values for these variables to satisfy the following rule:

$$30^{\circ} < \alpha_1 < 90^{\circ}, \alpha_2 = 120^{\circ} - \alpha_1$$
 (6)

## 4. Single Switch Three-Phase Boost Rectifier System

Fig. 4 shows the block diagram and a photograph of the experimental hardware setup. Employing a boost converter topology, the dc link current magnitude and shape can be controlled based on the waveform shown in Fig. 3. Moreover, as the dc link current is controlled based on the load power it has the advantage of keeping the total harmonic distortion of the input current (THD<sub>i</sub>) independent of load profile. Using the conventional boost topology also has the advantage of boosting the output dc voltage which is suitable for motor drive application since the dc link is fed to the inverter. The reference tracking performance of the current controller has an important role on harmonic mitigation, thus employing fast current control methods such as hysteresis or dead-beat are of much interest. Since in motor-driven applications the load profile is almost constant therefore employing hysteresis method will not cause a well-known variable switching frequency issue.

To synchronize the current controller with the grid a second-order generalized integrator (SOGI) based phase locked loop (PLL) system is adopted [18]. As Fig. 4 depicted, for the simplicity, the line-to-line voltage is fed to the PLL therefore the result will have 30° phase shift regarding to the phase voltage which should be corrected within the reference current generator algorithm. Here, one SKD 30 was used as a three-phase bridge rectifier and one SK60GAL125 IGBT-diode module employed in boost topology. A Texas Instrument TMS320F28335 used for control purpose and LEM current and voltage transducers are used in the measurement unit.




Fig. 4: The Implemented three-phase ac-dc system with proposed selective harmonic elimination method, (a) circuit block diagram, and (b) photograph of the hardware setup.

#### 5. Simulation Results

In this section, simulations have been conducted to verify the effectiveness of the proposed current modulation scheme. The transcendental equations have been solved using a MATLAB function – "fsolve". The selected system's parameters are list in Table I.

Table I: Parameters of the system

Parameter	Symbol	Value
Grid phase voltage	$V_{abc}$	$220 V_{\text{rms}}$
Grid frequency	$f_o$	50 Hz
PI controller and Hysteresis band	$k_p$ , $k_i$ and $HB$	0.1, 1, 2 (A)
Output voltage	$V_{o}$	$700  m V_{dc}$
DC-link inductor	$L_{ m dc}$	2 mH
DC-link Capacitor	$C_{ m dc}$	$470~\mu\mathrm{F}$
Load	$R_L$	163 Ω
Grid Impedance	$Z_g$ ( $L_g$ , $R_g$ )	0.18 mH, 0.1 $\Omega$

For the first case  $7^{th}$  and  $13^{th}$  and for the second case  $5^{th}$  and  $13^{th}$  harmonics were selected to be reduced. Therefore, k and m in (5) should be changed to the selected harmonic orders. Fig. 5 and Fig. 6 depicted the obtained results for the three-phase input currents. The simulated results illustrates that the applied modulation has significantly affected the desired harmonics. Table II summarized the obtained results in comparison with the conventional square wave method. It is to be noted that the conventional square-wave method is also known as one of the effective approaches [1-3, 6]. As can be seen the targeted harmonic components have not fully nullified. This is due to the presence of non-ideal parameters especially the grid impedance which slightly reduces the performance of the system.




Fig. 5: Simulation results for  $7^{th}$  and  $13^{th}$  harmonics cancellation using hysteresis current control: (a) Two-level three-phase input currents, (b) input current ( $i_a$ ) (Fast Fourier Transform) in comparison with conventional square-wave method [with Idc<sub>1</sub> = 1, Idc<sub>2</sub> = 0.618,  $\alpha_1$ = 42°].




Fig. 6: Simulation results for  $5^{th}$  and  $13^{th}$  harmonics cancellation using hysteresis current control: (a) Two-level three-phase input currents, (b) input current ( $i_a$ ) FFT in comparison with conventional square-wave method [with Idc<sub>1</sub> = 1, Idc<sub>2</sub> = 0.653,  $\alpha_1$ = 70°].

Table II: Harmonic distribution of simulation cases at a power level of 3 kW

Harmonic Mitigation Strategy	Harmonic Distribution and THD <sub>i</sub> (%)					
	$i_a(5)/i_a(1)$	$i_a(7)/i_a(1)$	$i_a(11)/i_a(1)$	$i_a(13)/i_a(1)$	THD <sub>i</sub>	
7 <sup>th</sup> and 13 <sup>th</sup> harmonic cancellation	32.4	1.7	8.9	1	35	
5 <sup>th</sup> and 13 <sup>th</sup> harmonic cancellation	2.8	39.5	25.8	2.4	49.9	
Conventional method (square wave)	20	14	8.8	7.4	29	

# 6. Experimental Results

In this section the experimental results of the implemented prototype (Fig. 4(b)) are presented. The system parameters have been set following Table I. The measured input currents along with the input current FFT (Fast Fourier Transform) for both considered cases in previous section are depicted in Fig. 7 and Fig. 8. The results show that the proposed method effectively attenuates desired harmonics. Table III compares experimental results based on the proposed and conventional methods. Same as in simulations, due to the presence of line impedance, the targeted harmonic components have not fully nullified. Accounting the grid impedance in (5) can resolve this issue. However, in reality, the grid impedance is unknown and a real-time calculation of the grid-impedance should be applied to the proposed modulation method.

Results obtained at simulation and experimental levels show that up to two low order harmonics can be cancelled out applying the proposed current modulation technique. However, this does not hold true for 5<sup>th</sup> and 7<sup>th</sup> harmonics. In fact, as can be seen from Table II and III reducing 5<sup>th</sup> harmonic increases 7<sup>th</sup> harmonic and vice versa, which results in higher THD<sub>i</sub> comparing with the conventional case. This can be understood by solving (5) for these harmonic orders. The solution for eliminating 5<sup>th</sup> harmonic requires to select  $60^{\circ} < \alpha_1 < 90^{\circ}$  which is contrary to 7<sup>th</sup> harmonic where  $34^{\circ} < \alpha_1 < 60^{\circ}$  making it impossible to target these two harmonics at the same time. The possible solutions have been briefly addressed in the next section as the future development.




Fig. 7: Experimental results for  $7^{\text{th}}$  and  $13^{\text{th}}$  harmonics cancellation using hysteresis current control at  $V_0 = 700 \text{V}_{dc}$  and  $P_0 \approx 3 \text{kW}$ : (a) Two-level three-phase input currents, (b) input current ( $i_a$ ) FFT [with Idc<sub>1</sub> = 1, Idc<sub>2</sub> = 0.618,  $\alpha_1$ = 42°].




Fig. 8: Experimental results for 5<sup>th</sup> and 13<sup>th</sup> harmonics cancellation using hysteresis current control at  $V_0 = 700 \rm{V_{dc}}$  and  $P_0 \approx 3 \rm{kW}$ : (a) Two-level three-phase input currents, (b) input current ( $i_a$ ) FFT [with Idc<sub>1</sub> = 1, Idc<sub>2</sub> = 0.653,  $\alpha_1$ = 70°].

Table III: Harmonic distribution of practical cases at a power level of 3 kW

Harmonic Mitigation Strategy	Harmonic Distribution and THD <sub>i</sub> (%)				
	$i_a(5)/i_a(1)$	$i_a(7)/i_a(1)$	$i_a(11)/i_a(1)$	$i_a(13)/i_a(1)$	THDi
7 <sup>th</sup> and 13 <sup>th</sup> harmonic cancellation	32.7	0.5	9.4	0.8	35.5
5 <sup>th</sup> and 13 <sup>th</sup> harmonic cancellation	2.1	38.5	25.4	1.5	48.6
Conventional method (square wave)	20.8	13.1	8.8	7	29

Finally, the start-up and shut-down dynamic behavior of the implemented system are illustrated in Fig. 9. For the start-up case the input voltage is already applied, the load current is flowing and boost converter is in off state. Turning on the dc-dc converter makes the controller to starts the pulse pattern modulation at input current  $i_a$  and changes the output voltage  $V_o$  from  $515V_{dc}$  to  $700V_{dc}$  without any large overshoot (Fig. 9(a)). The symmetrical pulse patterns on the input current after 100ms validate the PLL settling time. At shut-down phase of operation the control circuit permanently turns off the IGBT switch so that it stops current modulation and the output voltage drops to  $515V_{dc}$  (Fig. 9(b)).




Fig. 9: Measured dynamic behavior of input current  $i_a$  and output voltage  $V_o$  at (a) startup and (b) shutdown at the nominal operating conditions.

# 7. Future Development

The proposed concept gives the possibility to eliminate up to two low order harmonics in a three-phase diode bridge rectifier based on electronic inductance topology. Therefore, based on the application requirement employing the proposed method can further improve the input current quality by reducing low order harmonics. However, as stated before, targeting 5<sup>th</sup> and 7<sup>th</sup> harmonic orders simultaneously solely based on a single unit system is impossible. In this section, possible solutions are briefly discussed which emphasis on the advantage of employing the proposed approach.

The first solution is based on employing a shunt passive trap filter [10] tuned at 5<sup>th</sup> or 7<sup>th</sup> harmonic in conjunction with the proposed method. According to the obtained results in Fig. 7 and Fig. 8, 5<sup>th</sup> harmonic order can be reduced with the cost of increasing 7<sup>th</sup> harmonic order and vice versa. Therefore, placing a trap filter tuned at the elevated harmonic order can significantly improve the THD<sub>i</sub> and input current quality. In practice, in order to have a smaller size filter, applying a trap filter at 7<sup>th</sup> harmonic is preferred rather than having a trap filter tuned at 5<sup>th</sup> harmonic order.

Secondly, the proposed method can be applied to multi-pulse rectifier systems [11] or combination of nonlinear loads [19]. Fig. 10(a) illustrates the application of the proposed concept in a 12-pulse rectifier topology with a common dc-bus. Basically, the 12-pulse arrangement eliminates the 5<sup>th</sup> and 7<sup>th</sup> harmonic orders. Hence, employing the proposed current modulation strategy can further improve the input current quality by targeting 11<sup>th</sup> and 13<sup>th</sup> harmonic orders. The obtained results in Fig. 10(b) and Fig. 10(c) show that the new 12-pulse system obtained THD<sub>i</sub>  $\approx$  6%, while the conventional 12-pulse rectifier harmonic distortion depending on the output power level varies between 10%<THD<sub>i</sub><15%. Therefore, employing the new 12-pulse system shown in Fig. 10 has a same performance as in a conventional 18-pulse rectifier system. In addition, the output voltage can be increased to higher voltage levels using the boost topology; this is beneficial when the dc-link voltage is fed to an inverter. Moreover, unlike the conventional multi-pulse rectifier systems which the performance of the system is dependent of the load profile, applying the proposed concept can maintain the input current THD<sub>i</sub> regardless of the output power variation.




Fig. 10: Extension of conventional 12-pulse rectifier system based on proposed current modulation strategy: (a) circuit schematic, (b) simulated input current waveform ( $i_a$ ) and (c) input current FFT at  $V_0 = 700 V_{dc}$  and at  $P_0 = 6 kW$ .

#### 8. Conclusions

In this paper a novel current modulation technique has been proposed for a three-phase rectifier with an electronic inductor at the dc-link side. The proposed method modulates the dc-link current to control the fundamental current and to cancel selected line current harmonics by adding or subtracting phase-displaced current levels. Due to different variables defined in the current modulation scheme, an optimum current waveform can be developed to reduce or cancel low order harmonics. A main advantage of the proposed method is that the relative values of harmonics with respect to the fundamental value remain constant regardless of load profile variation. Moreover, the flexibility of the proposed concept has been discussed in conjunction with multi-pulse systems in order to further improve the input current quality.

## References

- [1] D. Kumar and F. Zare, "Analysis of harmonic mitigations using hybrid passive filters," in *Proc. of PEMC*, 2014, pp. 945-951.
- [2] J.W. Gray and F. J. Haydock, "Industrial power quality considerations when installing adjustable speed drive systems," *IEEE Trans. Ind. Appl.*, vol. 32, no. 3, pp. 646-652, May/Jun 1996.
- [3] F. Zare, "Harmonics issues of three-phase diode rectifiers with a small DC link capacitor," in *Proc. of PEMC*, 2014, pp. 912-917.
- [4] C. Klumpner, F. Blaabjerg, and P. Thogersen, "Alternate ASDs: evaluation of the converter topologies suited for integrated motor drives," *IEEE Ind. Appl. Mag.*, vol. 2, no. 2, pp. 71-83, 2006.
- [5] J. W. Kolar and T. Friedli, "The Essence of Three-Phase PFC Rectifier Systems Part I," *IEEE Trans. Power Electron.*, vol. 28, no. 1, pp. 176-198, Jan. 2013.
- [6] B. Singh, B. N. Singh, A. Chandra, K. Al-Haddad, A. Pandey, and D. P. Kothari, "A review of three-phase improved power quality AC-DC converters," *IEEE Trans. Ind. Electron.*, vol. 51, pp. 641-660, 2004.
- [7] S. Hansen, P. N. Enjeti, H. Jae Hong, and F. Blaabjerg, "An integrated single-switch approach to improve harmonic performance of standard PWM adjustable speed drives," in *Proc. of IAS Annual Meeting*, vol. 2, 1999, pp. 789-795.

- [8] M. Liserre, F. Blaabjerg, and S. Hansen, "Design and control of an LCL-filter-based three-phase active rectifier," *IEEE Trans. Ind. Appl.*, vol. 41, no. 5, pp. 1281-1291, 2005.
- [9] M. Liserre, A. Dell'Aquila, and F. Blaabjerg, "An overview of three-phase voltage source active rectifiers interfacing the utility," in *Proc. of Power Tech Conf.*, 2003, vol. 3, pp. 1-8.
- [10] H. Akagi, "Modern active filters and traditional passive filter," Bulletin of the polish academy of sciences technical sciences, vol. 54, 2006.
- [11] H. Akagi and K. Isozaki, "A hybrid active filter for a three-phase 12-pulse diode rectifier used as the front end of a medium-voltage motor drive," *IEEE Trans. Power Electron.*, vol. 27, no. 1, pp. 69-77, Jan. 2012.
- [12]F. Zare, "A novel harmonic elimination method for a three-phase diode rectifier with controlled DC link current," in *Proc. of PEMC*, 2014, pp. 985-989.
- [13] K. Mino, M. L. Heldwein, and J. W. Kolar, "Ultra compact three-phase rectifier with electronic smoothing inductor," in *Proc. of APEC*, 2005, pp. 522-528.
- [14] J. Salmon and D. Koval, "Improving the operation of 3-phase diode rectifiers using an asymmetrical half-bridge DC-link active filter," in *Proc. of IAS Annual Meeting*, 2000 vol. 4, pp. 2115-2122.
- [15]H. Ertl and J. W. Kolar, "A constant output current three-phase diode bridge rectifier employing a novel "Electronic Smoothing Inductor"," *IEEE Trans. Ind. Electron.*, vol. 52, pp. 454-461, 2005.
- [16] C. Galea and L. Asiminoaei, "New topology of electronic smoothing inductor used in three phase electric drives," in *Proc. of EPQU*, 2011, pp. 1-6.
- [17] P. J. Grbovic, P. Delarue, and P. Le Moigne, "A Novel Three-Phase Diode Boost Rectifier Using Hybrid Half-DC-Bus-Voltage Rated Boost Converter," *IEEE Trans. Ind. Electron.*, vol. 58, no. 4, pp. 1316-1329, 2011
- [18] M. Ciobotaru, R. Teodorescu, and F. Blaabjerg, "A New Single-Phase PLL Structure Based on Second Order Generalized Integrator," in *Proc. of PESC*, 2006, pp. 1-6.
- [19] S. Hansen, P. Nielsen, and F. Blaabjerg, "Harmonic cancellation by mixing nonlinear single-phase and three-phase loads," *IEEE Trans. Ind. Appl.*, vol. 36, no. 1, pp. 152-159, Jan/Feb 2000.