An Enhanced Control Scheme for Uninterruptible Power Supply

Jinghang Lu, Mehdi Savaghebi, Baoze Wei and Josep Guerrero
Department of Energy Technology
Aalborg University
Aalborg, Denmark
{jgl,mes,bao,joz}@et.aau.dk

Abstract—To address the active power feeding issue in the parallel Uninterruptible Power Supply (UPS) system, a DC-link Voltage Protection (DCVP) control strategy is proposed in this paper. The proposed control method only relies on local load information, which increases the system reliability and robustness. Moreover, virtual resistance based regulation strategies are proposed for solving the active power sharing imbalance caused by the active power feeding and harmonic power sharing imbalanced caused by the line resistance mismatching. In addition, an anti-windup based consensus distributed controller is proposed to solve the overshoot issue during the transient time in voltage and frequency restoration. With the proposed anti-windup controller, large overshoot issue is alleviated. Finally, the feasibility of the proposed methods is verified by experimental results from the parallel UPS prototypes.

Keywords—Anti-windup; DC-link Voltage Protection; Uninterruptible Power Supply (UPS); Power sharing; Virtual resistance;

I. INTRODUCTION

Last few years have witnessed the widespread application of Uninterruptible Power Supply (UPS) system in the network center, financial institution and hospital [1]. Meanwhile, the strong need for UPS system to provide more reliable, efficient and secure electrical power supply for the modern digital equipment[2] propels the growing attention of UPS technology by the engineers and academic researchers.

According to the European Standard EN 62040-3 [2], the UPS system is divided into on-line, off-line and line-interactive UPS in compliance with the power delivery to the critical load predominantly coming from the grid or inverters in the normal mode of operation. On-line UPS system is mostly popular and widely configured for sensitive load, as it provides excellent characteristic in being immune to grid frequency variation, voltage irregularity, and other power issues [3]. The on-line UPS system is usually comprised of AC/DC (rectifier), DC/AC (inverter), battery and a static bypass switch[4]. To realize more reliable power to the load, parallel UPS modules are connected to deliver the power to the load. Based on the IEC 62040-3:2011[4], parallel UPS system is classified into Single DC Bus (SDB) UPS and Dual DC Bus (DDB) UPS system, as is shown in Fig.1, where it is observed that SDB UPS system connects all the inverters with only one DC bus, whereas DDB UPS system divides all the inverters into two groups, which presents higher reliability and redundancy compared with SDB UPS system, such as the DC voltage fault on one bus does not affect the other DC bus.

For the normal operation of DDB UPS system, master-slave control [5], average load sharing control [6], droop control [7] and circular chain control has been proposed to regulate power delivery. Among these control strategies, droop control strategy has been mostly adopted. As the droop control is able to regulate the voltage amplitude and frequency without intercommunication between UPS modules, which increases system stability and reliability. However, the droop control is a load dependent strategy that can not recover the frequency and voltage deviation caused by the load. Consequently, secondary control strategy such as consensus [8] based distributed controller has been employed to compensate the frequency and voltage amplitude deviation. However, the consensus control strategy may generate large overshoot for the frequency and voltage amplitude during compensation process, which may be harmful to the sensitive load. But this issue has not been reported in previous literature.

Moreover, in DDB parallel UPS system, under light load, fault or temporarily overshoot situation that occurs in one of the inverter’s output voltage, the voltage difference between the UPS modules will inevitably lead to power feeding from higher output voltage to lower output voltage. As a result, the feeding power results in an excessively high voltage of the DC link to trip the UPS system [9]. In addition, the active power feeding issue exists as well when the UPS system shifts its operation from the normal mode to Eco-mode [10]. During the transition, the active power feeding may occur if the grid voltage suffers from temporary overvoltage. Finally, considering the active power imbalance caused by the active power feeding and harmonic power imbalance caused by the line resistance mismatching, these active power and harmonic power sharing errors lead to the circulating fundamental and harmonic current, which is harmful to the stable operation of UPS system. The abovementioned issues need to be investigated and discussed.

In this paper, first, a DCVP method is proposed for the DDB UPS system to solve the active power feeding issue caused by output voltage difference and overvoltage during the mode transition of UPS system. Based on the proposed method, the active power back-feeding issue is significantly mitigated and does not cause the damage of DC link capacitor. Moreover, the

978-1-5090-2998-3/17/$31.00 ©2017 IEEE 2043
virtual resistance based control strategy for mitigating the active power and harmonic power imbalance is proposed as well. Finally, an anti-windup dynamic consensus algorithm (ADCA) is applied for voltage amplitude and frequency restoration, which alleviate the large overshoot issue. The feasibility and effectiveness of the proposed methods are validated by a dSPACE 1106 based experimental prototype.

II. POWER FLOW ANALYSIS FOR UPS SYSTEM

In this paper, the DDB parallel UPS system (Fig.1(b)), which is composed of two AC/DC (rectifiers), two DC/AC groups (inverters), two energy storage systems and a bypass switch, is adopted in this paper. The rectifier is responsible for the power delivery from AC input to the DC link and charging the battery. Normally, the SCR rectifier or PWM rectifier with a diode in the DC link is widely used in high power or low power UPS system to prevent the power back-feeding from the DC link to the grid. The inverter works in Voltage Control Mode (VCM) to directly regulate the output filter’s capacitor voltage and inner loop inverter side inductor’s current. The bypass switch will be closed in case of overloading or when the UPS is intended to work in Eco-mode. In addition, the LC type filters are adopted to avoid the resonance brought by LCL type filter. Some critical information such as each UPS’s active power is intercommunicated among the UPS modules.

To simplify the configuration of Fig.1(b), the configuration of two inverters is adopted as shown in Fig.2. Based on IEC 62020-3:2011 standard [7], for the on-line, off-line and line-interactive UPS system, the battery is fully charged and works in standby mode in normal operation. The PWM converter with DC-link clamped diode is adopted as the rectifier to deliver the power in a unidirectional direction (Fig.2 blue arrow) from the grid to the DC link. In the meantime, the inverter is able to operate in bi-direction (Fig.2 blue arrows). As is shown in Fig.2, under light load and due to the tolerance between the output voltage of parallel inverters or because of the one inverter’s output voltage fault, the UPS module with higher output voltage can feed effective active power into the other UPS module (red arrow in Fig.2). Consequently, the increase of the DC-link voltage (in this case $V_{DC}$) may exceed the upper voltage limitation of the DC-link capacitor, and eventually damage the DC-link capacitor without the DCVP. In addition, when UPS’s operation shifts to Eco-mode, the bypass switch needs to be closed. In this case, the grid voltage amplitude may be higher than the voltage at PCC if grid suffers from temporarily overvoltage. In this scenario, grid power may feed into both UPS modules (Fig.2 green arrow), which may lead to excessively high DC link voltage of both UPS modules and consequently interruption of inverter’s operation. Therefore, it is imperative to explore a DC-link voltage protection control algorithm.

III. PROPOSED METHOD FOR DC-LINK PROTECTION AND CURRENT SHARING

A. Proposed method for DCVP

The principle of the DCVP is based on equipping a local DCVP controller in each inverter, each inverter detects its own local output active power $P_{LPF}$ (Fig.3), if the detected active power $P_{LPF}$ falls below zero, which indicates this UPS module is absorbing active power ($P_{LPF} < 0$), at this time, the falling edge of active power signal($P_{LPF}$) will be employed to activate the DCVP controller. By comparison of zero (reference active power is set to be zero) and the negative active power, the error goes through a proportional controller $K_p$ to generate an additional voltage amplitude reference $\Delta E_{comp}$. This additional voltage amplitude reference $\Delta E_{comp}$ will be added to the original voltage amplitude reference $E_1$ from P-E droop controller to elevate the voltage reference in order to generate more active power. As a result, the additional active power counteracts the injected active power and prevent the DC link voltage from further increasing. Finally, the DC link voltage is stabilized and operated in a new steady state point.
The control strategy is expressed as:

\[ \Delta E_{\text{comp}} = (0 - P_{\text{LPF}}) \cdot K_p \]  \hspace{1cm} (1)

To have a better understanding of the proposed method principle, first, it is assumed that output voltage of UPS 2 module drifts up (Fig.2), the excessive active power is injected into UPS1, leading to the active power direction reverse in UPS 1 (Fig.2 red arrow). Due to the injected active power, the DC link voltage of UPS1 begins to increase. At the same time, the UPS local DCVP controller keeps on monitoring its own output active power, once it detects the active power falling below zero, DCVP controller is activated, the difference between 0 and the negative active power is employed to generate the additional reference voltage amplitude for UPS 1 to increase the output voltage amplitude of UPS 1 and generate more active power to counteract the injected active power. Therefore, by increasing the output voltage amplitude of UPS 1, the DC-link voltage of UPS 1 is stabilized. With the same DCVP controller, the proposed controller can be applied to prevent the active power feeding in during the transition from normal mode to Eco-mode, where bypass switch needs to be closed in order to feed the active power to the load directly from the grid. Normally, before the closing of the bypass switch, the voltage amplitude and frequency between the PCC voltage and grid voltage should be synchronized. However, if grid voltage suffers from temporary overvoltage during transition process, the extra active power provided by the grid injects into the UPS modules, leading to overvoltage of DC bus 1 and DC bus2 and possibly damage the DC-link capacitor. However, with equipping the DCVP method, it can effectively prevent the power feeding from the grid.

B. Proposed method for active power and harmonic power sharing

In parallel UPS system, the active power sharing imbalance may be provoked by line resistance mismatching or the active power feeding. Therefore, the active power strategy among the UPS modules should be carried out to mitigate the active power sharing imbalance. First, the principle of active power and harmonic power sharing should be investigated. For the UPS system with LC filter, line impedance is quite small and mainly resistive, the virtual resistance that is embedded in the control strategy dominates the total resistance and make sure the system is stably operated [4]. Therefore, the reactive power-frequency and active power-voltage magnitude droop control are adopted in the LC filter type UPS system and expressed as:

\[ \omega = \omega^* + D_\omega Q_{\text{LPF}} \]  \hspace{1cm} (2)

\[ E = E^* - D_e P_{\text{LPF}} \]  \hspace{1cm} (3)

where \( \omega^* \) and \( \omega \) are the UPS nominal and reference angular frequency, \( E^* \) and \( E \) are the UPS nominal and reference voltage amplitude. \( P_{\text{LPF}} \) and \( Q_{\text{LPF}} \) are the output active and reactive power through a low pass filter with cut-off frequency \( \omega_c \). \( D_p \) and \( D_q \) are the droop coefficients for regulating the UPS active power and reactive power, respectively. Fig.4 (a) shows the parallel UPS modules are modeled as the controlled voltage source \( V_{\text{ref}} \) with virtual resistance \( R_{\text{ref}} \) at fundamental frequency. \( R_{\text{Line,f}} \) indicates the line resistance at the fundamental frequency. It is noted that the \( R_{\text{Line,f}} \) can not be omitted even it is a small value. PCC linear load is modeled as passive RL load.

Normally, for the power flow through the feeder that consists of inductance and resistance, the voltage drop on the impedance leads to the following expression [13]:

\[ \Delta V = \frac{V + X - R - P}{E^*} \]  \hspace{1cm} (4)

where \( P \) and \( Q \) are the active and reactive power, \( R \) and \( X \) are the corresponding resistive and inductive component of the line impedance. \( E^* \) is the nominal voltage magnitude, \( \Delta V \) is the voltage magnitude drop on the impedance.

In the UPS system, by neglecting the line inductance, the voltage drop on the resistance is expressed as:

\[ \Delta V = \frac{R \cdot P}{E^*} \]  \hspace{1cm} (5)

Therefore, the relationship between the UPS output voltage and PCC voltage is expressed as:

\[ V_{\text{ref}1} = V_{\text{pcc}} + \frac{R_{\text{e1}} \cdot P_1}{E^*} \]  \hspace{1cm} (6)

\[ V_{\text{ref}2} = V_{\text{pcc}} + \frac{R_{\text{e2}} \cdot P_2}{E^*} \]  \hspace{1cm} (7)

Where \( R_{\text{e1}} \) and \( R_{\text{e2}} \) are the total resistance that include line resistance and virtual resistance and expressed as:

\[ R_{\text{e1}} = R_{\text{vl,1}} + R_{\text{Line,f,1}}, R_{\text{e2}} = R_{\text{vl,2}} + R_{\text{Line,f,2}} \]

It is noted that the reactive power sharing with the droop control strategy should be always accurate in steady state in UPS system as the frequency is a global parameter for all UPS modules. Hence, by combining (6) and (7), it is seen that the active power sharing error is expressed as:

\[ P_2 - P_1 = \frac{(V_{\text{ref}2} - V_{\text{pcc}}) \cdot E^*}{R_{\text{e2}}} - \frac{(V_{\text{ref}1} - V_{\text{pcc}}) \cdot E^*}{R_{\text{e1}}} \]  \hspace{1cm} (8)

It can be observed from (8) that the active power sharing error is related with two factors that include the total resistance difference \( (R_{\text{e1}} \text{and } R_{\text{e2}}) \) of the two UPS system and the voltage magnitude difference \( (V_{\text{ref}1} \text{and } V_{\text{ref}2}) \). If the active power sharing error is caused by the output voltage difference between output voltages \( (V_{\text{ref}1} \text{and } V_{\text{ref}2}) \), the control strategy mismatching \( (R_{\text{Line1}} \text{and } R_{\text{Line2}}) \), the worst way to mitigate the active power sharing error is to adjust each UPS’s virtual resistance \( (R_{\text{vl1}} \text{and } R_{\text{vl2}}) \).
Meanwhile, the equivalent circuit at the harmonic frequencies when connecting a nonlinear load to PCC is shown in Fig.4(b). The harmonic resistance is expressed as:

$$R_H = R_{\text{line},H} + R_{V,H}$$  \hspace{1cm} (9)

where $R_{\text{line},H}$ and $R_{V,H}$ are the physical feeder at the harmonic frequencies and virtual resistance at the harmonic frequencies respectively. It is noted that at harmonic frequencies, voltage source is considered as short circuit, as the controlled harmonic voltage source is considered as zero in the system. It can be seen from Fig.4(b) that the decrease of the any equivalent UPS harmonic resistance leads to the increase of the corresponding harmonic current and vice versa. Therefore, by proper control of the virtual harmonic resistance, the circulating harmonic current can be mitigated due to line resistance mismatching.

\[ P_{LFF} = \frac{3\alpha_c}{2(\pi + \omega_c)} (V_{ca} \cdot I_{a,f} + V_{cb} \cdot I_{b,f}) \hspace{1cm} (11) \]

where $\alpha_c$ and $\omega_c$ are the measured sinusoidal UPS voltage in stationary frame, $I_{a,f}$ and $I_{b,f}$ are the UPS fundamental positive sequence current. The ripples of active and reactive power are attenuated by the low-pass filter with cut-off frequency $\omega_c$.

Similarly, if the harmonic power sharing signal is flipped from zero to one, the harmonic power error will be employed to regulate the harmonic virtual resistance $R_{V,H}$ at the selected harmonic frequencies as:

$$R_{V,H} = (P_{\text{ave},H} - P_{H,i}) \cdot (K_{p,H} + \frac{K_{I,H}}{s})$$  \hspace{1cm} (12)

where $P_{\text{ave},H} = \frac{1}{N} \sum_{i=1}^{n} P_{LFF,i}$ is the harmonic power reference for all UPS modules, $P_{H,i}$ indicates the harmonic power of $i^{th}$ UPS module. For each UPS module, the harmonic power is expressed as:

$$P_{LFF} = \frac{3\alpha_c}{2(\pi + \omega_c)} (V_{ca} \cdot I_{a,f} + V_{cb} \cdot I_{b,f})$$  \hspace{1cm} (11)

The proposed method for active power sharing and harmonic power sharing are shown in Fig.5. First, it is assumed that the distance from each UPS module to the critical load is different, which results in mismatching of feeder’s resistance. Moreover, the DC link voltage protection controller has been activated due to the active power feeding. At this moment, the active power sharing errors (due to line resistance mismatching and power feeding) and harmonic power sharing errors (due to line resistance mismatching) both exist in the parallel UPS system. When the active power sharing signal activates the controller by changing the flag from 0 to 1, the active power of each UPS module will compare with the average active power reference, the error of comparison goes through a PI controller to generate additional adaptive fundamental virtual resistance until the output active power for all UPS modules become equalized. The controller is expressed as:

$$R_{V,af} = \frac{(P_{\text{ave},f} - P_{LFF,f}) \cdot (K_{p,f} + \frac{K_{I,f}}{s})}{s}$$  \hspace{1cm} (10)

\[ E^* = \frac{1}{2} (I_{a,f}^2 + I_{b,f}^2) \]

where $E^*$ is the rated UPS phase voltage. $I_{a,f}$ and $I_{b,f}$ are the negative sequence component of UPS fifth harmonic current. $I_{a,7}$ and $I_{b,7}$ are the positive sequence component of UPS seventh harmonic current. It should be noted that in the harmonic power calculation, only low order harmonic currents are employed to calculate the harmonic power as 5th and 7th harmonic current are the main components of harmonic orders. Finally, fundamental and harmonic current of UPS can be separated by the SOGI based sequence decomposition method [19].
shown in Fig. 6, where $R_{V,F}$, $R_{V,H}$ are the fundamental and harmonic virtual resistance, respectively. Anti-windup Dynamic Consensus Algorithm.

The dynamic consensus algorithm (DCA), which has been successfully employed for secondary distributed control [20] in microgrid to achieve effective information sharing among Distributed Generation systems (DGs), can be applied to UPS system as well.

However, it needs to be pointed out that the voltage amplitude and frequency restoration process may suffer from large overshoot when the DCA is implemented in the secondary control. This issue is caused by the difference between fast dynamic response of DCA and slow dynamic response of PI controllers in secondary control strategy. Therefore, in this section, an anti-windup dynamic consensus algorithm (ADCA) is proposed to reduce the fast dynamic response of DCA, in this way the overshoot issue can be alleviated. The details of ADCA is shown in Fig. 7,

\[ x_i(k + 1) = x_i(0) + \varepsilon \cdot \sum_{j \in N} a_{ij}(x_j(k) - x_i(k)) \]  
(14)

where $x_i(k)$ is indicated the information status of agent $i$ at iteration $k$, $a_{ij}$ is the connection status between node $i$ and node $j$, $\varepsilon$ is the consensus edge weight used for tuning the dynamic of DCA.

In order to ensure the convergence of consensus to accurate value in dynamic system, a modified algorithm is applied in the paper and expressed as [21]:

\[ x_i(k + 1) = x_i(0) + \varepsilon \cdot \sum_{j \in N} \delta_{ij}(k + 1) \]  
(15)

\[ \delta_{ij}(k + 1) = \delta_{ij}(k) + \Delta_i \cdot (x_j(k) - x_i(k)) \]  
(16)

where $\delta_{ij}(k)$ stores the cumulative difference between the two agents.

In this paper, $x_i(k)$ may indicate the frequency and voltage amplitude. As it is seen in Fig. 7, the saturation block is inserted between $x_i(k)$ and $E_i(k)$ to prevent the frequency or voltage amplitude from exceeding the permitted value and reducing the overshoot. However, only adding the saturation block in the consensus algorithm will lead to the long time windup. In order to prevent windup and slow down the dynamic response, the back calculation method [22] is adopted to calculate the $x_i(k + 1)$. Therefore, the updated $x_i(k + 1)$ is expressed as:

\[ x_i(k + 1) = x_i(0) + \varepsilon \cdot \sum_{j \in N} \delta_{ij}(k + 1) + K \cdot (E_i(k) - x_i(k)) \]  
(17)
From Eq.(17), it is seen that in steady state $x_1(k)$ does not exceed the saturation value, $\bar{x}_1(k) = x_1(k)$, therefore, Eq.(17) equals with Eq.(15). However, in dynamic restoration process, $x_1(k)$ exceeds the saturation block value, the anti-windup part will force the $x_1(k)$ to be lower than upper limitation value of saturation block to alleviate the frequency and voltage amplitude overshoot.

The complete diagram of each UPS module is shown in Fig.8, which includes primary and secondary control strategy. In primary control layer, Droop control strategy, DC-link voltage protection control strategy, voltage loop and current loop are adopted. In the secondary control level, the active power sharing and harmonic power sharing strategy and ADCA strategy to restore the frequency and amplitude is implemented. It should be pointed out that in order to achieve voltage tracking, a double loop voltage control strategy with harmonic voltage and harmonic power sharing strategy and ADCA strategy to be lower than upper limitation value of saturation block to alleviate the frequency and voltage amplitude overshoot.

The controllers are expressed as:

$$G_p(s) = \frac{k_{pv}}{s^2 + (\omega_0)^2} + \sum_{h=5,7} k_{rh} \frac{s^2}{s^2 + (h\omega_0)^2}$$  \hspace{1cm} (18)

$$G_i(s) = k_{pi} + \frac{k_{ri}}{s^2 + (\omega_0)^2}$$  \hspace{1cm} (19)

where $k_{pv}$ and $k_{pi}$ are the proportional terms, $k_{rh}$ and $k_{ri}$ are the resonant term coefficient for the harmonics $h$ ($5th$, $7th$). The inner current loop is designed to provide sufficient damping and protect the inductor’s current from overcurrent. Finally, it should be pointed out that the DCVP control strategy is to prevent the power backfeeding which may damage the DC link capacitor and trip the system. Distributed current sharing strategy can be applied after activation of DCVP to share the currents among the UPS modules. It can be applied in current sharing due to the line resistance mismatching as well. ADCA is implemented for secondary control strategy in normal mode of operation in UPS system.

IV. EXPERIMENTAL RESULTS

In order to validate the feasibility of the proposed control strategies, a two parallel DDB UPS system shown in Fig.2 is built up as shown in Fig. 9, which consists of two AC/DC rectifiers and two DC/AC inverters. Two DC buses are formed by DC link capacitors. The control algorithm is tested in dSPACE 1006 platform for real-time control. The system parameters are listed in Table I. Waveforms are captured by both oscilloscope and Control Desk.

<table>
<thead>
<tr>
<th>System Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Filter Inductor $L_f$</td>
<td>$1.8mH$</td>
</tr>
<tr>
<td>ESR of Inductor $R_f$</td>
<td>$0.02\Omega m$</td>
</tr>
<tr>
<td>Filter Capacitor $C_f$</td>
<td>$27\mu F$</td>
</tr>
<tr>
<td>DC link Capacitor $C_d$</td>
<td>$2200\mu F$</td>
</tr>
<tr>
<td>Sampling frequency $f_s$</td>
<td>$10kHz$</td>
</tr>
<tr>
<td>Rated Line to Line RMS voltage $V_{rms}$</td>
<td>$120V$</td>
</tr>
<tr>
<td>R-L load resistance $R$</td>
<td>$50\Omega - 1.8mH$</td>
</tr>
<tr>
<td>Active Power Sharing Control strategy</td>
<td>$P_{2}$</td>
</tr>
<tr>
<td>Harmonic Power Sharing Control strategy</td>
<td>$P_{2}$</td>
</tr>
<tr>
<td>ADCA Coefficient $K_{ADCA}$</td>
<td>$0.2$</td>
</tr>
</tbody>
</table>

A. Parallel UPS Transient Response in start-up process

First, the power sharing capability between the two UPS modules is evaluated in the UPS start-up process (Fig.10(a)), where it is shown that the active and reactive power are equally shared during the transient process. The output current for the two UPS modules and their errors are shown in Fig.10(b), where it is seen that the circulating current is almost zero due to the accurate active and reactive power sharing. It is noted that the background noise is caused by the connection of D/A board with scope.

B. Active Power feeding without DC link voltage protection

The active power feeding test is presented with additional 3% drifts up from 100V output voltage at 2.5s, during the period
between 2.5s and 2.9s, it is observed from Fig.11 that the DC link voltage \( V_{DC} \) keeps increasing from 550V to 600V (the DC link voltage upper limit), which eventually triggered the protection for the PWM driving circuit, leading to the stop operation of inverter 1 (after 2.9s).

C. Power feeding without DC link voltage protection

When the UPSs are equipped with the DCVP controller, at 4.4s, the same output voltage drifts up from 100V to 103V, which leads to the active power feeding from UPS 2 to UPS 1. When the active power in UPS 1 falls below zero, the falling edge signal activates the DCVP controller which increases the voltage reference of UPS1 to prevent the further feeding of active power, which can be observed in Fig.12. It can be seen that at the time 4.5s, the active power feeding occurs and active power of UPS 1 quickly drops below zero, at this time, the DCVP is activated and increases the voltage reference amplitude of UPS1 to generate more active power and counteract the injected power. Therefore, at the time 4.6s, the active power increased from -50W to 170W. Moreover, the DC link voltage of \( V_{DC1} \) are shown in Fig.13, it is seen that DC link voltage of UPS1 \( V_{DC1} \) increases from 549V at 4.4s but stabilized at 555V at 4.6s. However, due to the power feeding, the active power \( P_2 \) is greater than the \( P_1 \), leading to the significant fundamental circulating current between the two UPS modules (Fig.14). This issue will be solved in the next subsection.

D. Active Power Sharing Activation

As seen in the previous subsection, after enabling the DCVP controller, the circulating current caused by the active power feeding exists in the UPS system. Thus, the active power sharing strategy should be activated to mitigate the circulating current. Therefore, a signal flag enables the activation of the active power current sharing controller at \( t_3 \). As is shown in Fig.15, due to on-line adjustment of the virtual resistance in the control strategy, with the fundamental current sharing strategy activation, active power equalization for \( P_1 \) and \( P_2 \) is achieved, the circulating current between \( I_{o1} \) and \( I_{o2} \) are minimized, which can be observed in Fig.15.

E. Harmonic Power Sharing Activation

Line impedance mismatching may lead to the harmonic power sharing errors when the nonlinear load is connected at the terminal. In this section, three phase R-L-C type nonlinear load is connected at the terminal. 0.4Ω of line resistance in UPS 1 and 0.2Ω of line resistance in UPS 2 are connected, respectively. Before harmonic power sharing strategy activation, the line resistance mismatching (the small value of line resistance in UPS 2 side) leads to the higher output harmonic current, as is shown in Fig.16. When the harmonic power sharing signal flips from zero to 1, the harmonic power begins to share as shown in Fig.17, the process of harmonic current sharing takes 250s. After completion of harmonic current sharing, the output harmonic current of UPS1 and UPS2 are equalized, as is shown in Fig.18 (a)-(b). the circulating harmonic current is minimized.
algorithm is proposed to alleviate the overshoot issue in the power back feeding. Finally, an anti-windup dynamic consensus for the current sharing caused by line resistance mismatching or greatly mitigated. Moreover, the active power sharing was proposed to prevent the power back feeding. With the parallel UPS system, first, a DC link voltage protection strategy ADCA. However, the voltage amplitude deviation drop to 104V with due to the ADCA strategy. Meanwhile, the voltage amplitude deviation reduced by 50% when adopting ADCA(Fig.19(b)). By comparison, it is seen that frequency undershoot alleviated to313.8Hz(Fig.19(a)) with only DCA while the frequency's half load, the frequency drops from 314.19Hz under load disturbance is examined by comparing the DCA and ADCA strategy. When the UPS's load switch from full load to IO1 Without ADCA With ADCA IO2 Without ADCA With ADCA

V. CONCLUSION

This paper discussed an enhanced control scheme for parallel UPS system, first, a DC link voltage protection strategy was proposed to prevent the power back feeding. With the DCVP control strategy, the power back feeding issue can be greatly mitigated. Moreover, the active power sharing and harmonic power sharing strategy for UPS system is proposed for the current sharing caused by line resistance mismatching or power back feeding. Finally, an anti-windup dynamic consensus algorithm is proposed to alleviate the overshoot issue in the frequency and voltage amplitude restoration process. Experimental results show the effectiveness of the proposed methods.

REFERENCES

[3] "EN 62040-3 Uninterruptible power systems (UPS) – Part 3: Method of specifying the performance and test requirements."