Analysis and implementation of power management and control strategy for six-phase multilevel ac drive system in fault condition

Sanjeevikumar, P.; Grandi, Gabriele; Blaabjerg, Frede; Wheeler, Patrick William; Olorunfemi Ojo, Joseph
Published in:
Engineering Science and Technology, an International Journal

DOI (link to publication from Publisher):
10.1016/j.jestch.2015.07.007

Creative Commons License
CC BY-NC-ND 4.0

Publication date:
2016

Document Version
Publisher's PDF, also known as Version of record

Link to publication from Aalborg University

Citation for published version (APA):
Analysis and implementation of power management and control strategy for six-phase multilevel ac drive system in fault condition

Sanjeevikumar Padmanaban a,b, Gabriele Grandi b, Frede Blaabjerg c, Patrick William Wheeler d, Joseph Olorunfemi Ojo e,f

a Ohm Technologies, Research & Development, Chennai, Tamil Nadu 600122, India
b Department of Electrical, Electronic, and Information Engineering, Alma Mater Studiorum, University of Bologna, 40136 Bologna, Italy
c Eskom Centre of Excellence in HVDC Engineering, University of KwaZulu-Natal, Durban, South Africa
d Power Electronics, Machines and Control Group, Department of Electrical & Electronics Engineering, Nottingham University, Nottingham NG7 2RD, UK
e Center for Energy System Research, Department of Electrical & Computer Engineering, Tennessee Technological University, Cookeville, Tennessee 38505, USA
f Department of Energy Technology, Aalborg University, Pontoppidanstraede 101, 9220 Aalborg, Denmark

ARTICLE INFO

Article history:
Received 28 May 2015
Received in revised form 13 July 2015
Accepted 13 July 2015
Available online 7 August 2015

Keywords:
Dual three-phase motor
Multilevel inverter
Multi-phase motor drive
Open-end winding
Post-fault tolerance
Multilevel PWM
Level-shifted PWM

ABSTRACT

This research article exploits the power management algorithm in post-fault conditions for a six-phase (quad) multilevel inverter. The drive circuit consists of four 2-level, three-phase voltage source inverter (VSI) supplying a six-phase open-end windings motor or/impedance load, with circumstantial failure of one VSI investigated. A simplified level-shifted pulse-width modulation (PWM) algorithm is developed to modulate each couple of three-phase VSI as 3-level output voltage generators in normal operation. The total power of the whole ac drive is shared equally among the four isolated DC sources. The developed post-fault algorithm is applied when there is a fault by one VSI and the load is fed from the remaining three healthy VSIs. In faulty conditions the multilevel outputs are reduced from 3-level to 2-level, but still the system propagates with degraded power. Numerical simulation modelling and experimental tests have been carried out with proposed post-fault control algorithm with three-phase open-end (asymmetrical induction motor/R-L impedance) load. A complete set of simulation and experimental results provided in this paper shows close agreement with the developed theoretical background.

1. Introduction

AC power converters are affected by mechanical, thermal, and electrical stresses. These stresses lead to component and system failures [1,2]. Failures include DC-link capacitors, voltage sensors, semiconductor switches and control/gate driver circuits [3–6]. Hence, fault tolerance is mandatory in ac drives power conversion, which ensures fault detection, localization and isolation, allowing continuous propagation [7–10]. Recently, the multi-phase ac machines proved their arrival by the redundancy in configuration, system reliability, and fault tolerance [11–15]. Further, for multiphase ac motor, a minimum of two phases are sufficient to create a rotating field under circumstances when all other phases have failed [11,13].

Multilevel inverters are the prominent alternatives for classical three-phase VSI [16,17], but still the reliability remains lower which is the major drawback [18,19]. Still, the classical three-phase VSI remains the most reliable choice, hence by properly arranging the multiple VSIs, both multi-phase [20,21] and multilevel configuration can be easily constructed [15,22–24].

A novel ac drive structure for six-phase (asymmetrical) open-end winding asymmetric induction machine is proposed with the capability to generate multilevel outputs [25]. But the PWM strategies are adopted by the complex space vector modulation (SVM) by the nearest three-vector approach to generate multilevel output voltages and complex to implement with real time digital signal processors (dsp). In this research paper, the same ac drive configuration is exploited for the developed post-fault condition with a simplified multi-level (level-shifted PWM) modulation applied to regulate each pair of 2-level VSIs to behave similarly to 3-level outputs. Moreover, the PWM scheme is easy to implement in industrial standard dsp [25,26].

The power circuit consists of four standard 2-level VSIs with four isolated DC sources and hence, the system is absolutely free of zero-sequence components as shown in Fig. 1(a). Equivalent circuit in terms of the three-phase space vectors are shown in Fig. 1(b). Benefit of the topology includes the reduction of construction cost by its conventional structure; high reliability and reduced total harmonic

http://dx.doi.org/10.1016/j.jestch.2015.07.007
2215-0986/© 2015, Karabuk University. Production and hosting by Elsevier B.V. This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/).
distortion (THD) with lower $dv/dt$ at the outputs; and the reduction of stress in the switches. In particular, topology is a viable solution for the applicability of multiphase-phase ac motor/generator (6-phase, 9-phase, etc.) and renewable energy systems integration for more electric aircraft systems and high-power utilities [12].

Complete ac drive system along the post-fault control strategy algorithm with simplified multilevel PWM scheme is numerically modelled in Matlab/PLECs simulation software. For experimental verifications, the hardware prototype version is implemented with two dsp TMS320F2812 processors and impedance load in open-winding configuration. Set of simulation and experimental results are provided in this paper under different designed testing conditions. Both the simulation and experimental results are always shown in close agreement with developed theoretical background.

This paper is organized as follows: analysis of asymmetrical six-phase open-winding induction motor drive circuit is illustrated in section 2; simplified level-shifted multilevel modulation along with theoretical background and power sharing principles are discussed in section 3; designed post-fault control strategies and predictions are elaborated with theoretical developments in section 4; numerical simulation and experimental implementation results are described with theoretical validation in section 5. Finally, section 6 concludes this research investigation.

2. Analysis of the proposed asymmetrical, six-phase, open-winding induction motor drive

Fig. 1(a) shows the dual three-phase (six-phase asymmetrical) open-winding induction motor fed from four three-phase VSIs with isolated DC sources. Fig. 2(a) correspondingly represents the orthogonal rotating multiple space vectors equivalent circuit [21,27,28]. Complete behavior of the dual three-phase induction machine can be written in stationary reference frames as:

Mathematically, the stator voltages can be written as the sum of power of the two windings as follows:

\[ V_{s1} = R_{s1}i_{s1} + \frac{d\varphi_{s1}}{dt}, \quad \varphi_{s1} = L_{s1}i_{s1} + M_{i s1} \]  \hspace{1cm} (1)

\[ 0 = R_{s2}i_{s2} - j\omega_{sy}\varphi_{s2} + \frac{d\varphi_{s2}}{dt}, \quad \varphi_{s2} = M_{i s2} + L_{s2}i_{s2} \]  \hspace{1cm} (2)

\[ V_{s5} = R_{s5}i_{s5} + \frac{d\varphi_{s5}}{dt}, \quad \varphi_{s5} = L_{s5}i_{s5} \]  \hspace{1cm} (3)

\[ T = 3pM_{i s1} \cdot j\omega_{sy} \]  \hspace{1cm} (4)

Since all DC sources are isolated, it is understood that the proposed system is free of zero-sequence components. Now, the total power $P$ of the ac motor can be written as the sum of power of the two three-phase open-end windings $P^{(1)}$ and $P^{(2)}$ as [25]:

\[ P^{(1)} + P^{(2)} = \frac{3}{2} \left[ (\varphi_{s1}^{(1)} \cdot v_{s1}^{(1)}) + (\varphi_{s5}^{(2)} \cdot v_{s5}^{(2)}) \right] + \frac{3}{2} \left[ (\varphi_{s2}^{(1)} \cdot v_{s2}^{(1)}) + (\varphi_{s5}^{(2)} \cdot v_{s5}^{(2)}) \right] \]  \hspace{1cm} (5)

The stator windings voltages $\varphi_{s1}^{(1)}$ and $\varphi_{s2}^{(1)}$ are the sum of individual inverter voltages (VSI$_{i 1}^{(1)}$, VSI$_{i 2}^{(1)}$ and VSI$_{i 3}^{(2)}$, VSI$_{i 4}^{(2)}$), expressed as:

\[ \varphi_{s1}^{(1)} = \frac{1}{2} \varphi_{s1}^{(1)} + \varphi_{s1}^{(2)} \]  \hspace{1cm} (6)

There are three degrees of freedom, which allows the total power to be shared equally between the two three-phase open-end windings [25]. By first degree of freedom $k_1$, sharing of power (current) between two windings (1) and (2) is predicted as follows:

\[ k_1 = 2k_1 \]  \hspace{1cm} (7)

Hence, the total power can be equally shared among the four VSIs which lead to 25% power demand from each VSI.

3. The PWM modulation strategy for the quad-inverter ac drive system

In order to synthesize the reference voltage vectors $\varphi_{s1}^{(1)}$ and $\varphi_{s2}^{(1)}$, proper multilevel PWM algorithm is required to modulate each couple of VSIs and also to satisfy the power sharing between the two windings [29–31], where techniques that suffer by zero-sequence components require compensation in the PWM strategy.

\[ \begin{align*}
\varphi_{s1}^{(1)} &= \frac{1}{2} \varphi_{s1}^{(1)} + \varphi_{s1}^{(2)} \\
\varphi_{s2}^{(1)} &= \frac{1}{2} \varphi_{s1}^{(1)} + \varphi_{s1}^{(2)} \\
\varphi_{s1}^{(2)} &= \frac{1}{2} \varphi_{s1}^{(1)} + \varphi_{s1}^{(2)} \\
\varphi_{s2}^{(2)} &= \frac{1}{2} \varphi_{s1}^{(1)} + \varphi_{s1}^{(2)}
\end{align*} \]  \hspace{1cm} (8)

\[ \begin{align*}
|P^{(1)}| = |P^{(2)}| \equiv k_1 P \\
|P^{(1)}| = |P^{(2)}| \equiv (1-k_1) P
\end{align*} \]  \hspace{1cm} (9)

By second $k_1^{(1)}$ and third $k_1^{(2)}$ the degree of freedom that allows the sharing of power (voltages) between the inverters (VSI$_{i 1}^{(1)}$ and VSI$_{i 2}^{(1)}$) and (VSI$_{i 2}^{(2)}$ and VSI$_{i 3}^{(2)}$) of windings (1) and (2) is predicted as follows:

\[ \begin{align*}
\varphi_{s1}^{(1)} &= \frac{1}{2} \varphi_{s1}^{(1)} + \varphi_{s1}^{(2)} \\
\varphi_{s2}^{(1)} &= \frac{1}{2} \varphi_{s1}^{(1)} + \varphi_{s1}^{(2)} \\
\varphi_{s1}^{(2)} &= \frac{1}{2} \varphi_{s1}^{(1)} + \varphi_{s1}^{(2)} \\
\varphi_{s2}^{(2)} &= \frac{1}{2} \varphi_{s1}^{(1)} + \varphi_{s1}^{(2)}
\end{align*} \]  \hspace{1cm} (10)

\[ \begin{align*}
|P^{(1)}| = |P^{(2)}| \equiv k_1^{(1)} P \\
|P^{(1)}| = |P^{(2)}| \equiv (1-k_1^{(2)}) P \\
|P^{(1)}| = |P^{(2)}| \equiv k_1^{(2)} P
\end{align*} \]  \hspace{1cm} (11)

By second $k_1^{(1)}$ and third $k_1^{(2)}$ the degree of freedom that allows the sharing of power (voltages) between the inverters (VSI$_{i 1}^{(1)}$ and VSI$_{i 2}^{(1)}$) and (VSI$_{i 2}^{(2)}$ and VSI$_{i 3}^{(2)}$) of windings (1) and (2) is predicted as follows:

\[ \begin{align*}
|P^{(1)}| = |P^{(2)}| \equiv k_1^{(1)} P \\
|P^{(1)}| = |P^{(2)}| \equiv (1-k_1^{(2)}) P \\
|P^{(1)}| = |P^{(2)}| \equiv k_1^{(2)} P
\end{align*} \]  \hspace{1cm} (12)
An approach followed in Reference 32 provides proper multilevel operation and good power sharing with two VSIs but adopted complex space vector approach. Hence multilevel operation with proper sharing can be easily generated by simplified level-shifted modulation scheme.

The voltage reference vectors $v_1$ and $v_2$ correspond to the output voltages of two three-phase windings given by Eq. 7. By inverse three-phase space vector decomposition approach, the reference voltage space vector of the two windings is determined as [25]:

$$
\begin{align*}
\bar{v}^{(1)} &= \bar{v}_{S1 ref} + \bar{v}_{S2 ref} \\
\bar{v}^{(2)} &= \alpha^{-1}(\bar{v}_{S1 ref} + \bar{v}_{S2 ref})
\end{align*}
$$

Eq. 4 is synthesized using independent three-phase space vectors as shown in Fig. 2(a) and (b) for inverters (VSI_H(1), VSI_L(1)) and the same applies to inverters (VSI_H(2), VSI_L(2)). In balanced operation, the sinusoidal voltages space vector $\bar{v}_{S ref}$ determines the voltage limits, with the condition $\bar{v}_{S ref} = \bar{v}_{S ref} = 0$ leading to the following voltage space vectors for the two sets of open-winding:

---

**Fig. 2.** Space vector representation for VSIs of two three-phase open windings (1) and (2): (a) Inverter VSI_H(1), (b) Inverter VSI_L(1), (c) Power sharing between inverter VSI_H(1) and VSI_L(1). Inverters VSI_H(1) and VSI_L(1) voltage-level generated space vectors for the three-phase open-end two windings (1) and (2) under (d) healthy state, (e) one inverter faulty state.
In Fig. 2(d), regular hexagon gives voltage limitation of each VSI by the space vectors. For sinusoidal balanced voltages operation, the voltage limit is restricted to \( V_{dc} \), with the outer circle radius shown in Fig. 2(d). By the symmetry of the triangles, the analysis can be limited to triangle OAB (shaded area) [32]. The sharing principle is shown in Fig. 2(c) for proper power sharing with multilevel waveforms.

Level-shifted pulse width modulation (PWM) is a well known scheme which can be used in all types of multilevel inverters. For \( l \)-levels there are \( (l−1) \) carriers shifted by \( l/(l−1)V_{dc} \). Fig. 3(a) shows a common single carrier and this carrier is compared with each modulating signals for use in the corresponding part of the multilevel inverter. Implementation of the level-shifted PWM scheme for inverters (VSI\(_H\)(1), VSI\(_L\)(1)) is shown in Fig. 3(a) and the corresponding switching pattern is shown in Fig. 3(b) (OCD triangle). The modulation that can be achieved using common triangular carriers with the references of each VSI is given as:

\[
\begin{align*}
\bar{V}_h^{(1)} &= \bar{V}_{Sl1ref} \\
\bar{V}_l^{(1)} &= \alpha^{-1} \bar{V}_{Sl1ref}
\end{align*}
\]  

(13)

In Fig. 2(d), regular hexagon gives voltage limitation of each VSI by the space vectors. For sinusoidal balanced voltages operation, the voltage limit is restricted to \( 2\sqrt{3} V_{dc} \) with the outer circle radius shown in Fig. 2(d). By the symmetry of the triangles, the analysis can be limited to triangle OAB (shaded area) [32]. The sharing principle is shown in Fig. 2(c) for proper power sharing with multilevel waveforms.

### 4. Proposed post-fault tolerant strategy predictions

In a multiple ac drive connected system, if fault occurs in one VSI, the concerned faulty unit will be completely isolated from the source as well as from the load by the protective circuits, i.e. bypass switches/circuit breakers for continuous propagation of the system. In this post-fault investigation, if one VSI(H) predicted faultiness, the ac drive continues to operate but the degrees of freedom reduce from three degrees to two degrees and is represented in space vector equivalent circuit given by Fig. 4(a). Now, the open-end windings configuration collapses to three-phase star connected windings, where VSI(H) alone provides the power in windings \{1\}. But in windings \{2\}, where VSI(H)\(^{(2)}\) and VSI(L)\(^{(2)}\) provided the power, the two degrees of freedom are now represented by \( k_i^{(2)} \) sharing voltage between VSI(H)\(^{(2)}\) and VSI(L)\(^{(2)}\), and \( k_i \) sharing current between two three-phase windings \{1\} and \{2\}. Hence, according to Eq. 10 the post-fault propagation is predicted as:

\[
\begin{align*}
\bar{V}_h^{(1)} &= \bar{m}_i^{(1)} V_{dc} \cos(\theta - \pi) - V_{dc}/2 \\
\bar{V}_l^{(1)} &= \bar{m}_i^{(1)} V_{dc} \cos\theta - V_{dc}/2 \\
\bar{V}_h^{(2)} &= \bar{m}_i^{(2)} V_{dc} \cos(\theta - 5\pi/6) - V_{dc}/2 \\
\bar{V}_l^{(2)} &= \bar{m}_i^{(2)} V_{dc} \cos(\theta + \pi/6) - V_{dc}/2 \\
\end{align*}
\]  

(14)

By Eq. 9, Eq. 11 and Eq. 15, VSIs individual power can be written as:

\[
\begin{align*}
\bar{V}_h^{(1)} &= 0 \\
\bar{V}_l^{(1)} &= \bar{m}_i^{(1)} V_{dc} \cos\theta - V_{dc}/2 \\
\end{align*}
\]  

(15)
\[P_1^{(1)} = 0 \quad P_2^{(1)} = (1 - k)(1 - k^2) P\]
\[P_1^{(2)} = kP \quad P_2^{(2)} = (1 - k)k^2 P\]

(16)

Consequence of this fault will reduce the maximum output voltage by half for the three-phase windings (1) from 2/√3V_{dc} to 1/√3V_{dc}, as clearly shown in Fig. 2(e). Overall, there is a 50% decrease in maximum power of the ac drive system. In this circumstance, a different control strategy can be adopted in this post-fault operation with available three healthy VSIs (VSI_{H(1)}, VSI_{H(2)}, and VSI_{H(3)}). Two relevant investigations are developed: the first one concerns power loss minimization and the second one concerns balanced power sharing among the three healthy VSIs (VSI_{L(1)}, VSI_{L(2)}, and VSI_{L(3)}). For investigation purposes Eq. 15 will be formulated in numerical simulations/experimental test to represent this post-fault condition without using any protective circuits.

4.1. Minimization of power losses

The first post-fault condition is adopted for the balanced sharing of currents between the two windings (1) and (2), which is ensured by simply applying \(k = 1/2\). Voltage sharing coefficient \(k^{(2)}\) synthesizes voltage reference \(v^{(2)}\) between inverters VSI_{H(2)} and VSI_{L(2)}. Subsequently, the usage of inverters (VSI_{L(2)} and VSI_{H(2)}) is not optimal from the point of inverter losses. The desired output voltage can be synthesized with just one inverter (VSI_{H(1)} or VSI_{L(1)}), therefore inverter VSI_{H(1)} can propagate with just VSI_{H(1)} and set VSI_{L(2)} to zero voltage output or vice versa, maintaining exactly the same characteristics. Hence, the open-end windings configuration collapses to star connected in both windings (1) and (2), represented by the space vector equivalent circuit by Fig. 4(b). By Eq. 10 and Eq. 11, prediction for the post-fault condition by Eq. 12 can be further written as:

\[
\begin{align*}
\bar{v}_1^{(2)} & = 0 \\
\bar{v}_2^{(2)} & = v^{(2)} \iff k^{(2)} = 1,
\end{align*}
\]

(17)

\[
\begin{align*}
P_1^{(1)} & = 0 \\
P_2^{(1)} & = 0 \\
P_1^{(2)} & = \frac{1}{2} P \\
P_2^{(2)} & = \frac{1}{2} P \iff k = \frac{1}{2}.
\end{align*}
\]

(18)

For investigation purposes Eq. 17 will be formulated in numerical simulations/experimental test to represent this post-fault condition without using any protective circuits.

4.2. Balanced power sharing among the healthy VSIs

The second post-fault operating condition is adopted for sharing equally the total power among the three healthy inverters, VSI_{H(1)}, VSI_{H(2)}, and VSI_{H(3)}. To realize this post-fault condition, unbalanced power sharing has to be created between the two windings (1) and (2); hence 1/3 of the total power must be supplied by each inverter. Through Eq. 9 to Eq. 11, Eq. 15 to Eq. 16, the post-fault condition can be predicted as:

\[
\begin{align*}
\bar{v}_1^{(2)} & = \frac{1}{2} v^{(2)} \\
\bar{v}_2^{(2)} & = \frac{1}{2} v^{(2)} \iff k^{(2)} = \frac{1}{2},
\end{align*}
\]

(19)

\[
\begin{align*}
P_1^{(1)} & = 0 \\
P_2^{(1)} & = \frac{1}{3} P \\
P_1^{(2)} & = \frac{1}{3} P \\
P_2^{(2)} & = \frac{1}{3} P \iff k = \frac{1}{3}.
\end{align*}
\]

(20)

For investigation purposes Eq. 19 will be formulated in numerical simulations/experimental test to represent this second post-fault condition without using any protective circuits.

5. Numerical simulation and experimental implementation results

Table 1 gives the main numerical simulation parameters of ac motor drive system. Complete six-phase (quad) asymmetrical open-end windings motor is numerically developed in PLECS/Matlab simulation software. Table 2 gives the main hardware prototype parameters of quad-inverter system. For simplicity in implementation with experimental task, tests are carried out by two DSP TMS320F2812 processor, each one controlling two three-phase inverter (VSI_{H(1)} and VSI_{L(1)}, VSI_{H(2)} and VSI_{L(2)}) with two three-phase open-end impedance (R-L) load.

Fig. 5(a) provides the overall view of laboratory setup of prototype hardware modules and Fig. 5(b) shows the detailed view of control units and the whole six-phase (quad) inverter prototype hardware system. DSP-1 performs all calculations as master control unit and modulates inverters (VSI_{H(1)} and VSI_{L(1)}). DSP-2 receives the modulating signals from the DSP-1 acts as slave control unit and modulates inverters (VSI_{H(2)} and VSI_{L(2)}). Communication channel was framed between two DSPs by data cables through multi-channel buffered serial port (McBSP) and properly synchronized for transmitting/receiving data between DSPs [33,34].

5.1. Investigation for performance in healthy condition

In this verification test, the system is analysed in healthy state for the whole time interval [0–90 ms]. Keeping all the sharing coefficients to 1/2 as depicted in Fig. 6(a) and (b), it is ensured that the total power is equally shared among the four VSIs with balanced operation. To be noted, with the frequency set to 50 Hz, modulation indexes of VSI_{H(1)}, VSI_{L(1)}, VSI_{H(2)}, and VSI_{L(2)} are \(m_{H(1)} = m_{L(1)} = m_{H(2)} = m_{L(2)} = 0.9\), i.e. \(m_1 = m_2 = 0.9\).

Fig. 6(c) and (d) illustrates the simulation and experimental results of the first-phase voltages with fundamental component and phase output currents \(v_1^{(1)}\) (windings (1) purple trace) and \(v_1^{(2)}\) (windings (2) turquoise trace). As predicted, multilevel waveforms with 9-levels appeared, since the modulation index is greater than 0.5 (Fig. 2(d)) and phase shift of 30° is observed.

Six-phase phase currents \(i_{123}^{(1)}\) (windings (1) purple traces) and \(i_{123}^{(2)}\) (windings (2) turquoise traces) are shown in Fig. 6(c) (simulation) and Fig. 6(d) (experimental). Currents are showing sinusoidal

<table>
<thead>
<tr>
<th>Table 1</th>
<th>Simulation parameters of dual three-phase asymmetrical induction motor.</th>
</tr>
</thead>
<tbody>
<tr>
<td>(P_{\text{rated}})</td>
<td>(8 , \text{kW})</td>
</tr>
<tr>
<td>(I_{\text{rated}})</td>
<td>(16 , \text{A})</td>
</tr>
<tr>
<td>(V_{\text{L}, \text{rated}})</td>
<td>(125 , \text{Vrms})</td>
</tr>
<tr>
<td>(\theta_{\text{rated}})</td>
<td>(21500 , \text{rad/s})</td>
</tr>
<tr>
<td>(R)</td>
<td>(0.52 , \text{mH})</td>
</tr>
<tr>
<td>(L)</td>
<td>(58.2 , \text{mH})</td>
</tr>
<tr>
<td>(P)</td>
<td>(2 , \text{pairs})</td>
</tr>
<tr>
<td>(M)</td>
<td>(56 , \text{mH})</td>
</tr>
</tbody>
</table>

For investigation purposes Eq. 19 will be formulated in numerical simulations/experimental test to represent this second post-fault condition without using any protective circuits.

<table>
<thead>
<tr>
<th>Table 2</th>
<th>Hardware parameters of quad-inverter system and six-phase open-winding loads.</th>
</tr>
</thead>
<tbody>
<tr>
<td>MOSFETs (six in parallel per switch)</td>
<td>Vishay Siliconix SUMBSN15-19</td>
</tr>
<tr>
<td>MOSET ratings</td>
<td>(V_{\text{DS}} = 150 , \text{V}, R_{\text{DS}} = 19 , \text{m2} @ V_{\text{GS}} = 10 , \text{V}; I_{\text{DS}} = 85 , \text{A})</td>
</tr>
<tr>
<td>Carrier frequency</td>
<td>(2 , \text{kHz} ) (Hardware)</td>
</tr>
<tr>
<td>DC-bus capacitance (4 banks)</td>
<td>(12 , \text{mF})</td>
</tr>
<tr>
<td>DC-bus voltage (4 in all)</td>
<td>(52 , \text{V})</td>
</tr>
<tr>
<td>Load impedance (open ends, 6 in all)</td>
<td>(6 , \text{Ω})</td>
</tr>
<tr>
<td>Load power factor (angle)</td>
<td>(0.67 (48°))</td>
</tr>
<tr>
<td>Load rated current</td>
<td>(10 , \text{A})</td>
</tr>
</tbody>
</table>
behavior and the same amplitude with correct 30° phase angle displacements, hence proving the effectiveness of the modulation strategy in healthy condition with balanced operating conditions by numerical simulation test and confirming experimental result. But slightly six-phase currents unbalanced in amplitude could be observed with experimental results, due to imperfectly balanced impedances among six-phase.

5.2. Investigation for performance in post-fault conditions with one failed inverter

Following two investigation tests shown in Figs. 7 and 8, post-fault conditions were performed with healthy state [0–30 ms] and faulty condition (red shock arrow) on inverter VSI\textsubscript{L}(1) by setting Eq. 15 \(k_v(1) = 1\). At time instant \(t = 30\) ms the fault on inverter VSI\textsubscript{L}(1) occurs and no further actions are taken \((t = 30–60\) ms\). Further, the two proposed post-fault (redundancy) conditions (green straight arrow) is adopted at time instant \(t = 60\) ms with respect to the strategies provided in sub-section 4.1 and sub-section 4.2. To be noted, the frequency set to 25 Hz, modulation indexes of VSI\textsubscript{H}(1), VSI\textsubscript{L}(1), VSI\textsubscript{H}(2), VSI\textsubscript{L}(2) are \(m_\text{H}(1) = m_\text{L}(1) = m_\text{H}(2) = m_\text{L}(2) = 0.32\) i.e. \(m_\text{H}(1) = m_\text{H}(2) = 0.32\).

5.2.1. Balanced power sharing between the two open-end windings

First post-fault condition was conducted to prove the effectiveness of control strategy proposed in sub-section 4.1. Fig. 7(a) and (b) shows the numerical simulation and experimental waveforms variation of voltage and current sharing coefficients when the fault occurs \((t = 30\) ms, \(k_v(1)\) turns to 1) and post-fault strategy (redundancy) is applied \((t = 60\) ms, \(k_v(2)\) turns to 1) according to Eq. 17 and Eq. 18. The current sharing coefficient is set at \(k_i = 1/2\) and remains unchanged.

Fig. 7(c) and (d) shows the numerical simulation and experimental waveforms of artificial line-to-neutral voltages with fundamental component of the first-phase of VSI\textsubscript{H}(1), VSI\textsubscript{L}(1) (green, red traces) and VSI\textsubscript{H}(2), VSI\textsubscript{L}(2) (gray, orange traces) respectively. When the VSI\textsubscript{L}(1) fault occurs on it \((k_v(1) = 1\) at \(t = 30\) ms), the output voltage

---

**Fig. 5.** Six-phase (quad) multiphase-multilevel drives system experimental setup: (a) working area in Lab and (b) overall view of two dsp TMS320F2812 controlled complete ac drive system.

**Fig. 6.** (a) Simulated and (b) hardware generated waveforms (Healthy condition) of the proposed three degrees of freedom, voltage (turquoise, cyan traces) [0.25 units/div], current sharing coefficients (blue trace) [1 units/div]. First-phase output voltages with time scaled average components and three-phase currents of open-end two windings \(i_{123}(1)\) – purple traces), \(i_{123}(2)\) (turquoise traces), (c) simulated [100 V/div, 10 A/div], (d) hardware [45 V/div, 10 A/div] generated waveforms.
\( v_L(1) \) goes to zero, whereas for the voltage on the other side of three-phase windings (1) provided by the inverter VSI \( H(1) \), its output voltage \( v_H(1) \) doubles its value for balancing windings voltage. It is observed during this condition voltages \( v_H(2) \) and \( v_L(2) \) on windings {2} are unaffected. During faulty instant modulation indexes of VSI \( H(1) \), VSI \( L(1) \), VSI \( H(2) \), VSI \( L(2) \) are \( m_H(1) = 0.64, m_L(1) = 0, m_H(2) = m_L(2) = 0.32 \), i.e. \( m(1) = m(2) = 0.32 \). Next, the first post-fault control (redundancy) strategy is applied, the VSI \( H(1) \) turned-off (\( k_{v(1)} = 1 \) at \( t = 60 \) ms), the output voltage \( v_L(2) \) goes to zero, whereas for the voltage on the other side of three-phase windings (2) provided by the VSI \( H(2) \), its output voltage \( v_H(2) \) doubles its value for the balancing windings voltage. Now, the remaining active VSI \( H(1) \) and VSI \( H(2) \) provide the voltages \( v_H(1) \) and \( v_H(2) \) with same amplitudes and the proper 30° phase angle shift is observed. During this post-fault strategy modulation indexes of VSI \( H(1) \), VSI \( L(1) \), VSI \( H(2) \), VSI \( L(2) \) are \( m_H(1) = 0.64, m_L(1) = 0, m_H(2) = 0.64, m_L(2) = 0 \), i.e. \( m(1) = m(2) = 0.32 \).

Fig. 7(e) and (f) illustrates the numerical simulation and experimental results of the first-phase voltages with fundamental component and phase output currents, \( v_1(1) \) (purple trace) and \( v_1(2) \) (turquoise trace). As predicted, multilevel waveforms reduced from 9-levels to 5-levels appeared, since the modulation index lesser than 0.5 (Fig. 2(e)) and phase shift of 30° is observed.

Six-phase phase currents \( i_{123}(1) \) (windings (1) purple traces) and \( i_{123}(2) \) (windings (2) turquoise traces) are shown in Fig. 7(e) (simulation) and Fig. 7(f) (experimental). It is expected that practically both voltages and currents are unaffected by the fault and transients by the power sharing. It is verified from both simulation and experimental results that the total power is equally shared between inverters VSI \( H(1) \) and VSI \( H(2) \) in this first post-fault control strategy according to Eq. 18.

5.2.2. Balanced power sharing among the three healthy VSIs
Second post-fault condition was conducted to prove the effectiveness of the proposed control strategy in sub-section 4.2. Fig. 8(a) and (b) shows the numerical simulation and experimental waveforms variation of voltage and current sharing coefficients when the fault occurs (\( t = 30 \) ms, \( k_{v(1)} \) turns to 1) and post-fault strategy (redundancy) is applied (\( t = 60 \) ms, \( k \) turns to 1/3) according to Eq. 19 and Eq. 20. The current sharing coefficient set at \( k_{v(2)} = 1/2 \) and remains unchanged.
Fig. 8. (a) Simulated and (b) hardware generated waveforms (Post-fault condition-I) of the proposed three degrees of freedom, voltage (turquoise, cyan traces) [0.25 units/div], current sharing coefficients (blue trace) [1 units/div]. Artificial first-phase output voltages along with time scaled average components of VSIs, open-winding (1) (VSH(1) – green, VSL(1) – red traces) and (2) (VSH(2) – gray, VSL(1) – yellow), (c) simulated [100 V/div], (d) hardware [45 V/div] generated waveforms. First-phase output voltages with time scaled average components and three-phase currents of open-end two windings (1) (i123(1) – purple traces), (2) (i123(2) – turquoise traces), (e) simulated [100 V/div, 10 A/div], (f) hardware [45 V/div, 2 A/div] generated waveforms.

Fig. 8(c) and (d) shows the numerical simulation and experimental waveforms of artificial line-to-neutral voltages with fundamental component of the first-phase of VSH(1), VSL(1) (green, red traces) and VSH(2), VSL(2) (gray, orange traces) respectively. When the VSI(1) fault occurs on it (kV(1) = 1 at t = 30 ms), the output voltage \(v_{L1(1)}\) goes to zero, whereas for the voltage on the other side of three-phase windings (1) provided by the inverter VSH(1), its output voltage \(v_{H1(1)}\) doubles its value for balancing windings voltage. It is observed during this condition that voltages \(v_{H2(1)}\) and \(v_{L2(1)}\) on windings (2) are unaffected. During faulty instant modulation indexes of VSH(1), VSI(1), VSH(2), VSI(2) are \(m_{H(1)} = 0.64, m_{L(1)} = 0, m_{H(2)} = m_{L(2)} = 0.32\), i.e. \(m_{H(1)} = m_{L(1)} = 0.32\). Next, the second post-fault control (redundancy) strategy is applied (\(k_i = 1/3\) at \(t = 60\) ms), active VSI(1), VSH(2), VSI(2) provide the voltages with same amplitudes and the proper 30° phase angle shift is observed. During this second post-fault condition modulation indexes VSI(1), VSH(1), VSI(2), VSH(2) (windings) are \(m_{H(1)} = m_{L(1)} = m_{H(2)} = m_{L(2)} = 0.32, m_{H(1)} = 0\), i.e. \(m_{H(1)} = 0.16, m_{L(2)} = 0.32\). It is verified from both simulation and experimental results that the VSI(1), VSH(2), VSI(1) provides the same power (voltages) observed from their individual fundamental components of artificial line-to-neutral voltages in this second post-fault control strategy according to Eq. 20.

Fig. 8(e) and (f) illustrates the numerical simulation and experimental results of the first-phase voltages with fundamental component and phase output currents, \(v_{1(1)}\) (purple trace) and \(v_{1(2)}\) (turquoise trace). As predicted, multilevel waveforms reduced from 9-levels to 5-levels appeared, since the modulation index lesser than 0.5 (Fig. 2(e)) and phase shift of 30° is observed.

Six-phase phase currents \(i_{123}(1)\) (windings (1) purple traces) and \(i_{123}(2)\) (windings (2) turquoise traces) are shown in Fig. 8(e) (simulation) and Fig. 8(f) (experimental). The change of current sharing coefficient at \(t = 60\) ms leads to increased currents in windings (2) and decreased currents in windings (1), according to Eq. 9. It is expected that practically both voltages and currents are unaffected by the fault and transients by the power sharing.

6. Conclusion

This manuscript exploited the original developments of post-fault original control strategies for ac drive system based on four
three-phase VSI with simplified level-shifted PWM technique. The whole six-phase (quad) inverter ac drive configuration along with control strategies are numerically implemented with PLECS/Matlab simulation software. Experimental tasks are carried with two DSP TMS320F2812 processors, controlling four VSIs with six-phase open-winding impedances (R-L) as loads. In normal operation, it is confirmed that output voltage generated by the ac drive system will be multilevel stepped waveforms which are equivalent to a 3-level VSI. The total power is shared with three degrees of freedom among the four VSIs by currents and voltages to quadruple the power capabilities. Further, it is verified that in the proposed post-fault conditions (one failed inverter), the total power is reduced to half and one degree of freedom is lost. Other two degrees of freedom are effectively utilized to equally share the total power between the two three-phase open-end winding (motor/R-L impedance) loads or among the three healthy VSIs. Finally, both the obtained simulation and experimental results show close agreement with the developed theoretical predictions.

References