



How can a cutting-edge gallium nitride high-electron-mobility transistor encounter catastrophic failure within the acceptable temperature range

Song, Sungyoung; Munk-Nielsen, Stig; Uhrenfeldt, Christian

Published in:

I E E E Transactions on Power Electronics

DOI (link to publication from Publisher):

[10.1109/TPEL.2019.2956125](https://doi.org/10.1109/TPEL.2019.2956125)

Creative Commons License

CC BY 4.0

Publication date:

2020

Document Version

Publisher's PDF, also known as Version of record

[Link to publication from Aalborg University](#)

Citation for published version (APA):

Song, S., Munk-Nielsen, S., & Uhrenfeldt, C. (2020). How can a cutting-edge gallium nitride high-electron-mobility transistor encounter catastrophic failure within the acceptable temperature range. *I E E E Transactions on Power Electronics*, 35(7), 6711-6718. Article 8930051. <https://doi.org/10.1109/TPEL.2019.2956125>

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
- You may not further distribute the material or use it for any profit-making activity or commercial gain
- You may freely distribute the URL identifying the publication in the public portal -

Take down policy

If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.

How Can a Cutting-Edge Gallium Nitride High-Electron-Mobility Transistor Encounter Catastrophic Failure Within the Acceptable Temperature Range?

Sungyoung Song , *Member, IEEE*, Stig Munk-Nielsen , *Member, IEEE*,
and Christian Uhrenfeldt , *Member, IEEE*

Abstract—Commercial gallium nitride (GaN) high-electron-mobility transistors used for power electronics applications show superior performance compared to silicon (Si)-based transistors. Combined with an increased radiation hardening properties, they are key candidates for high-performance power systems in a harsh environment, such as space. However, for this purpose, it is key to know the potential failure mechanisms (FMs) of the devices in depth. Here, we demonstrate how the repeated thermomechanical stress in a power cycling (PC) test within specified operating conditions destroys the GaN device. Based on leakage current localization analysis, we identify an FM with a yet unknown root cause. Utilizing emission microscopy, focused ion beam cutting, and scanning electron microscope techniques, it is revealed that multilayer cracks of a GaN die are triggered by a commercial leading package structure, which shows excellent capability under frequent thermomechanical stress. Through multiphysics simulations, it is shown that the structural factors that lie behind the strong performing component properties inside the package ultimately are directly related to the failure pattern. This article is accompanied by a video demonstrating dynamic thermal distribution difference between thermography measured in a practical experiment and a multiphysics simulation result during a single PC of a PC test. This article is accompanied by a supplementary figures file demonstrating test environment, preparation process of specimens, and reverse engineering results for the simulation model.

Index Terms—Decapsulation, die crack, failure analysis, finite element method simulation, focused ion-beam, Gallium nitride, GaN HEMTs, GaN-on-Si, leakage current, photon emission microscopy, power cycling, scanning electron microscope, thermal resistance, thermomechanical stress.

Manuscript received May 22, 2019; revised September 30, 2019; accepted November 11, 2019. Date of publication November 24, 2019; date of current version March 13, 2020. This work was supported by Danish Council for Strategic Research under the project “Semiconductor Material for Power Electronics” funded by Innovation Fund Denmark under Grant 1305-00005B. Recommended for publication by Associate Editor M. Nawaz. (*Corresponding author: Sungyoung Song.*)

The authors are with the Department of Energy Technology, Aalborg University, Aalborg 9220, Denmark (e-mail: sso@et.aau.dk; smn@et.aau.dk; chu@et.aau.dk).

This article has supplementary downloadable material available at <http://ieeexplore.ieee.org>, provided by the authors.

Color versions of one or more of the figures in this article are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TPEL.2019.2956125

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see <http://creativecommons.org/licenses/by/4.0/>

I. INTRODUCTION

GALLIUM nitride (GaN) high-electron-mobility transistors (HEMTs) have drawn considerable attention as an alternative to silicon (Si)-based transistors in power electronics [1], [2]. Their electrical performance in practice is already exceeding the theoretical limit of the Si-based transistors [3]. Besides, due to their better hardness against radiation and high temperature compared to the Si transistors, they could be utilized more stably and efficiently in new applications such as electric vehicle, aerospace, and renewable energy [4]–[6]. Despite these superiorities, the market has steadily raised a question regarding their reliability risk [1], [7], [8]. Being a new component, the reliability standard for GaN devices are currently being prepared [9], and new phenomena undetected in Si devices are reported with GaN devices [10]–[16]. Hence, for GaN devices to lead many selections from designers, the importance of their reliability research is gradually growing.

Most field failures of power switching devices in power conversion circuits are caused by thermomechanical stress [9], [17]–[19]. There were studies on failure mechanisms (FM) of commercial GaN devices against thermomechanical stress under a power cycling (PC) test environment [20]. Some of the revealed FM were similar to the failure phenomena of the Si devices [21]–[24], while others FM such as the drain-to-source off-state leakage current (IDSS) failure reported from our group in the PC tests was as of yet unexplained in terms of a root cause [25], [26]. This failure phenomenon leads to short circuit operation in a power conversion circuit, which could destroy an entire power conversion system as well as the GaN device. To prevent this risk, deep research into this IDSS FM is required.

Among various potential root causes, only a few candidates were identified to be consistent with observation [27]. The mechanisms are summarized in Fig. 1 and the analysis points to as if yet unclarified FM, the overheating, or dielectric crack. The previous study had not been able to pinpoint the cause of the failure because of test conditions beyond the allowed maximum operating temperature range 150 °C and limit of analysis technique to be able to analyze deep defect location inside a complex package [28]. To find the root cause of this failure, we have here tried to conduct an additional PC test within acceptable temperature ranges and high-level analysis techniques that can visualize deep cracks inside the package without destruction.




Fig. 1. Fishbone diagram for hypotheses to be able to induce the IDSS failure in a PC test classified by locations and stress conditions [21]: When IDSS failure was confirmed, threshold voltage (V_{th}), and the on-state resistance ($R_{DS(ON)}$) were in the normal range. These three parameters were characterized in the room temperature. (Words^a: remaining possible failure mechanisms to lead to the IDSS failure in the PC test, words^b: proven failure mechanisms that cannot be the cause of the IDSS failure in the PC test.)

In this article, we describe the leakage current FM of a 650-V cutting edge commercial GaN device (model: GS66508P of GaN Systems inc. [29]) in an accelerated degradation test that involves cycling the power of the component to induce temperature swings from 24.1 °C to 124.1 °C. After failure, a photon emission microscope (EMMI) and a focused ion beam (FIB) are leveraged for identifying the exact defect locations without additional damage in the FA. The analysis revealed that repeated PC induce dielectric cracks in the GaN die which are consistent with the leakage current failure. To further corroborate the failure analysis (FA), a detailed multiphysics finite element method (FEM) simulation is employed. We present, based on the FA and the simulation, how structural factors of the advanced package without a bond wire affect these cracks. The knowledge obtained in this article will help not only the designers safely use this GaN device but also the manufactures make more reliable GaN devices.

II. POWER CYCLING TEST

For inquiring the possibility of the IDSS failure induced by the overheating, an additional PC test has been carried out with the temperature at the failure swing which does not exceed 150 °C, that the maximum junction temperature limited by the manufacturer, at the failure. Two online parameters, the maximum ON-state resistance (R_{DS_MX}) and a temperature swing (ΔT_{meas}), are monitored during the PC test. In the test, the temperature (T_{meas}) is measured on the top surface of the discrete GaN device with an infrared (IR) camera. The device is matte black-painted to achieve higher emissivity. This measurement environment had been verified with 0.96 emissivity value from 25 °C to 170 °C, which is described in detail in Fig. S1 in the supplementary material. A slight difference between T_{meas} and the highest temperature we expected inside the die will be explained based on a subsequent FEM simulation in Section IV. R_{DS_MX} is calculated by the drain to source current (I_{DS}) and the maximum drain to source

voltage (V_{DS_MX}) measured in PC. I_{DS} is calculated from the voltage difference between both terminals of the shunt resistor connected in series between a source node of the GaN device and ground. At the beginning of the test, 17.0 A has been set as the loading current satisfying the desired temperature swing $\Delta T_{meas} = 24.1 \sim 124.1$ °C. It is 68% of the maximum continuous current guaranteed by the manufacture at the 100 °C case temperature. The principle and operating strategy of the test is described in detail in Fig. S2.

In the result, two failure phenomena are observed; thermal conductivity degradation and IDSS failure. Fig. 2(a) and (b) exhibits two online parameters (R_{DS_MX} and ΔT_{meas}) monitored in a PC circuit and offline parameters (V_{th} , $R_{DS(ON)}$, and IDSS) measured by a curve tracer at the room temperature, respectively. The details of the measurement are elaborated in Fig. S2. The first failure phenomenon can be explained by the ΔT_{meas} and R_{DS_MX} increase after the take-off point in Fig. 2(a) and no change of $R_{DS(ON)}$ in Fig. 2(b) [25], [26] at the end of test. In line with previous studies, the cause of this failure is the solder joint fatigue. Fig. 3(b) and (c) shows the solder joint images confirmed by scanning acoustic microscope (Model: KSI V-8 from IP Holding). In a comparison of them, it can be seen there is solder delamination underneath TPAD where the most heat is concentrated during the test. It is worth noticing, that the temperature swings employed are well within the acceptable operating conditions but still, the leakage current failure develops, which corroborates that the overheating scenario in Fig. 1 cannot explain the IDSS failure. Thus, the remaining dielectric crack hypothesis in Fig. 1 will be investigated extensively with additional structural FA.

III. FAILURE ANALYSIS

A. Defect Localization

A backside photon Emission Microscopy (EMMI) is used for finding leakage locations of the failed device [30], [31].




Fig. 2. Power cycling test results with $\Delta T_{\text{meas}} = 24.1 \sim 124.1$ °C. (a) Online parameters monitored during the PC test: $R_{\text{DS_MX}}$ and ΔT_{meas} . Confirmed failure mode is the initial $T_{\text{meas}} + 20\%$. (b) Normalized offline parameters characterized in a curve tracer at the room temperature: V_{th} , $R_{\text{DS(ON)}}$, and IDSS. The failure criteria to determine the failure of the Device Under Test (DUT) are summarized in Fig. S3. The initial values of V_{th} , $R_{\text{DS(ON)}}$, and IDSS are 1.3 V, 44.8 mΩ, and $0.77 \mu\text{A}$. Offline parameter curves and parameter definition conditions are displayed in Fig. S4.




Fig. 3. SAM analysis result. (a) Footprints of a discrete GaN device: drain, source, gate, kelvin source, and thermal pad. (b) SAM image of a solder layer between a GaN device and Al PCB before PC test. (c) SAM image of the solder layer after PC test. Arrows point to the delamination area. Accurate structure information of a DUT is exhibited with a cross-sectional image in Fig. S5.

An Indium gallium arsenide camera utilized in the EMMI cannot only visualize patterns of the die but also detect minute photon emission in the regions where the leakage current flows. This analysis ensures more accurate localization result when performed on the backside because GaN layer and Si substrate are transparent under near-IR environment the camera can see [32]–[35]. For a backside EMMI analysis, the PC-tested GaN device had been partially decapsulated in bottom side with fuming nitric acid. The preparation process of this sample is exhibited in Fig. S6. After the decapsulation, the bottom side of the GaN-on-Si die of the GaN device is exposed without any damage to the GaN HEMTs, copper (Cu) vias, and Cu plates of the upper side of the package.

An EMMI analysis can be divided into two processes: patterning and photon emission. The patterning is for the active structure on a thick Si substrate to be visualized [34]. The




Fig. 4. Defect localization analysis. (a) Backside EMMI analysis environment with partially decapsulated GaN device. Three probe needles (gate, source, and drain) are used for electrical connection between the sample and measurement equipment. The analysis is conducted with an InGaAs camera in a dark chamber. (b) Patterning image of the failure GaN device in backside EMMI analysis with a die size, a long horizontal defect marked by blue arrows (\uparrow), and dot-like defects marked by yellow arrows (\uparrow). (c) Photon emission analysis of a normal GaN device without PC test under $V_{\text{DS}} = 5$ V, and $V_{\text{GS}} = 0$ V. (d) Photon emission analysis with two cross-sectional points of the failure GaN device by the PC test under $V_{\text{DS}} = 5$ V, $V_{\text{GS}} = 0$ V. IDSS curves of both Fig. 4(c) and (d) are displayed in Fig. S7.

analysis is conducted in a dark chamber to eliminate interference in visible light. In the patterning, ohmic contact regions, between AlGaN and metallization structure in source and drain, metal, and gate structures visualized. We can recognize the active structures of GaN HEMTs from the patterning image [33], [35]. After the patterning, the photon emission is performed under electrical conditions where an IDSS failure was identified; $V_{\text{GS}} = 0$ V, and $V_{\text{DS}} = 5$ V. Fig. 4(a) exhibits the prepared EMMI analysis environment for IDSS defect localization.

Fig. 4(b) shows a patterning image of the defective device analyzed in the backside EMMI. The various abnormal patterns suspected as defects are observed in this image. The abnormal patterns are classified into two types. The first conspicuous defective pattern is a long horizontal crack marked with blue arrows in Fig. 4(b). This crack at the vertical center of the GaN die is continued from the center of the die to left edge. Moreover, several of dot-like defect patterns marked with yellow arrows on Fig. 4(b) are observed around the horizontal crack. They are also placed in around the vertical center of the die. All defects




Fig. 5. Cross-sectional analysis results. (a) Top view with the FIB cutting of Point A (the cracks marked with blue arrows). (b) Cross-section image of Point A (the cracks marked with blue arrows). (c) Top view with the FIB cutting of Point B (the cracks marked with blue arrows). (d) Cross-section image of Point B (the cracks marked with blue arrows). Black scale bars: (a) 50 μm ; (b) 10 μm ; (c) 20 μm ; (d) 8 μm .

found in the patterning process are placed in the defective zone marked in Fig. 4(b). They might be directly related to the IDSS failure. The results will be argued with photon emission analysis conducted under IDSS measurement conditions.

Fig. 4(b) visualizes the defective positions directly contributing to the IDSS failure. Generally, the photon emission may occur even in normal operation so that the analysis of the defective device should be compared to a normal device without a PC test. Fig. 4(c) and (d) shows the photon emission images of the normal and the defective devices, respectively. In Fig. 4(c), there is no photon emission and $\text{IDSS} = 0.45 \text{ nA}$ at $V_{\text{DS}} = 5 \text{ V}$, whereas in Fig. 4(d) (the defective device), certain photon emission and $\text{IDSS} = 0.122 \text{ mA}$ were observed. Moreover, it is shown that the lighting positions are matched with the abnormal cracks in the patterning image [Fig. 4(b)]. The overlapping positions of the crack patterns and photon emission in these two images inform where the direct cause of the IDSS failure is. Cross-section analysis will then be performed at in Points A and B marked in Fig. 4(d) to understand the mechanism of IDSS failure in the following sections.

The IDSS failure mode without the change of $R_{\text{DS(ON)}}$ and V_{th} identified in Fig. 2 and Fig. S4 can be described with these local defects. This GaN die consists of multiple unit devices and the unit devices are connected to one gate, one drain, and one source electrodes in parallel. When $R_{\text{DS(ON)}}$ is defined in $V_{\text{GS}} = 6 \text{ V}$ and $I_{\text{DS}} = 9 \text{ A}$, this resistance represents a resistance of total source-to-drain channel width. It is hard to influence ON-state parameters such as $R_{\text{DS(ON)}}$ and V_{th} because defective channel width observed in Fig. 4(b) is too small compared with an entire channel width of the die. These local defects, on the other hand, are sufficient to serve as a leakage current path on the OFF state. Therefore, the IDSS failure phenomenon accompanied by normal $R_{\text{DS(ON)}}$ and V_{th} can be explained by this consideration.

B. Cross-Sectional Analysis

In two defective locations [Fig. 4(d)], a cross-sectional analysis is carried out with FIB cutting and scanning electron microscopy (SEM). FIB cutting cannot only provide precise navigation of defective location but also avoid mechanical stress during the cutting progress, which improves the credibility of the FA results [33]. For the cutting, the upper side of the device had been decapsulated with a chemical. The specimen preparation process is explained in Fig. S8. Cross-sectional surfaces are prepared by FIB perpendicular to the gate finger in both points. After sample preparation, SEM is employed for defect investigation.

In the results of the cross-sectional analysis, defects relevant to the IDSS failure had been found in both selected points. Fig. 5(a) and (b) displays a top view image and a cross-sectional image around FIB-cut Point A, respectively. The horizontal long crack observed in Fig. 4(b) is also seen in Fig. 5(a). In Fig. 5(b), we can identify the vertical crack extended from a GaN HEMT core structure to multiple dielectric layers. Fig. 5(c) and (d) shows a top view image and a cross-sectional image at FIB-cut Point B, respectively. This location was a dot-like pattern observed in the EMMI patterning image [Fig. 4(b)]. In Fig. 5(d), we can see also the severe cracks horizontally extended from multiple metallization layers to a GaN HEMT structure. Even though the propagation direction of the Point B crack is horizontal in the cross-section image unlike the crack in Point A, both cracks are directly crossing from drain to source of GaN HEMTs. These severe cracks can be a critical leakage path in IDSS measuring.

We have described the mechanism of the IDSS failure phenomenon uniquely reported in the PC test with the cutting-edge GaN device using advanced FA techniques. Multiple dielectric cracks revealed by EMMI and SEM cross-sectional analysis fully underpin the IDSS FM. In Fig. 2(b), IDSS failure was observed at the end of the PC test, while there was no noticeable

change in V_{th} and $R_{DS(ON)}$. Based on this observation, the cracks directly affect the OFF-state characteristic, but not on the ON-state characteristics because the area affected by cracks might be negligible compared to the entire on-channel width. In the EMMI analysis, it was detected that the positions of the cracks had some tendency. Extensively looking at these defective tendencies, we can predict the mechanical stress is concentrated at the center of the die. Thermomechanical stress that leads to failure in PC test may be generated due to thermal expansion mismatch among constituents of a GaN device [36], and the stress is intimately linked with temperature [20], [37]–[39] and especially temperature gradient. Hence, the interesting observation also can be expounded with a thermal FEM simulation.

IV. FEM SIMULATION

A FEM simulation of the GaN device in PC test can help clarify the failure mode revealed by the previous FA. A stress FEM simulation requires various initial strain conditions of each material and commisure for better results. This information is difficult to grasp only by structural analysis, and its verification is not easy. For these reasons, a temperature FEM simulation, which can be verified with measured temperature in the test and can directly represent thermomechanical stress, is carried out here. In the PC test, the top surface of the die becomes the primary heat source, so that the magnitude of this temperature change represents the thermomechanical stress to the die [20], [21], [40]. Hence, temperature information on this surface in the simulation allows understanding some tendency of the cracks concentrated in certain areas.

A three-dimensional (3-D) model of the GaN device, a heat boundary condition, and a heat flux condition are needed for the FEM simulation. To reproduce a model closer to real structure, structure analysis results from cross-sectional analysis [26] and layer-by-layer structural pattern analysis of the GaN device was carried out and applied to the model. Fig. S9 shows the structural analysis results. The exact thickness information is confirmed based on the SEM cross-sectional image in Fig. S9. Geometry information of Cu vias and plates in the package are extracted by microscope and decapsulation by layer. Specific package structure has been fully reflected on the 3-D model.

We applied a simplified die model for this FEM simulation. Considering the GaN HEMT structure (Fig. S10), the 2DEG layer should be the hottest point during PC test. In our model, we have represented the relatively thin interconnection layer containing SiN_x layers, tungsten vias, and Cu metal plates as well the AlGaIn barrier as the 2-D thermal heat source. To ignore these structures may cause a temperature error between the die surface and the actual junction temperature. This error can be predicted by conservative calculation. We assume that the interconnection layer is $10\ \mu\text{m}$ SiN_x that has a relatively low thermal conductivity among the material constituting the interconnection layer as compared to Cu plates or tungsten vias. For the AlGaIn barrier, the thickest condition 25 nm is reflected in this calculation in other studies [41], [42]. Thermal conductivity of SiN_x and AlGaIn are 90 and $3.1\ \text{W/m}\cdot\text{ }^\circ\text{C}$, respectively [43], [44]. The active area should be the total die area $12.3\ \text{mm}^2$ as all of the unit GaN devices are fully turned on during the test. Under these conditions, assuming that 50% (13.8 W) of the

highest power flows through the upper interconnection layer and AlGaIn barriers during PC, the temperature difference of $0.13\ ^\circ\text{C}$ between the junction and the die top surface is predicted. It is not significant value compared the measured maximum temperature of $124.1\ ^\circ\text{C}$. The temperature thus at the die top can represent the junction temperature with a small error in the simulation, which will be discussed by comparison the actual measurement and the FEM simulation results.

For better simulation results, position and condition of heat boundaries must reflect the actual operating state of a tested device as much as possible. The heat boundary and heat flux boundary are defined as the top surface of the die and Cu pads in the bottom side of the package, respectively. The actual power consumption curve measured in the PC test is implemented in the simulation as a heat boundary condition to closely replicate the experimental conditions. Fig. S11 shows two boundaries and the heat boundary condition. To obtain a correct value of the heat flux boundary condition on the cooling pad, a temperature measured in a steady-state test and temperature from the simulation were compared with each other.

It is critical in simulation to find the heat flux condition that accurately reflects the experimental environment. For this, we first measured the temperature of the device at specific power consumption in a PC test environment and then derived heat boundary condition satisfying the temperatures corresponding to the power consumption conditions in the simulation. In the PC test environment, two temperatures $23.8\ ^\circ\text{C}$ and $25.8\ ^\circ\text{C}$ were measured under the two static power dissipation levels of 1.099 and 1.653 W, respectively. Through the FEM simulations, the heat flux condition $1.55 \times 10^4\ \text{W}/(\text{m}^2\cdot\ ^\circ\text{C})$ satisfying the two results measure earlier had been extracted. The condition can be reverified in transient temperature comparison between the simulation and the real PC test. Fig. 6(a) displays the temperature ($T_{\text{maes_pack_top}}$) measured on the package top surface in the test and the temperature ($T_{\text{sim_pack_top}}$) on the package top surface in the simulation. As can be seen they have a very good quantitative agreement between both temperature curves in Fig. 6(a). Moreover, we compared the thermal spatial spreading in the simulation to the real PC test during a single PC recorded as a movie using a thermal camera monitoring the device surface this is supplied as supplementary video. In this comparison, the model parameter fitted was the heat boundary condition based on the simpler steady-state conditions, while we were able to confirm that this simulation is very close to the actual test result in terms of dynamic predictions. The proposed simulation, therefore, is confirmed to be very close to the real operation not only in constant condition but also in a transient condition, which ensure the credibility of this simulation.

Besides, this good agreement also proves that the simplified model proposed previously is acceptable. In the simplified die model, the interconnection layers and AlGaIn barriers between the junction and die top surface were ignored. If their thermal resistivity is significant, it can generate a meaningful difference between the measured temperature and the FEM simulation results. We cannot see any significant difference between them. And the conservatively calculated temperature difference between the junction and the die top was $0.13\ ^\circ\text{C}$. The die model, hence, can be simplified excluding the interconnection layer and AlGaIn layer in the FEM simulation, and the die top temperature reflects the junction temperature very closely.




Fig. 6. Temperature analysis in a PC test based on FEM simulation (COMSOL Multiphysics software). (a) Line temperature average curve during 1 s heating period between IR camera measurement of the DUT and FEM simulation on the top surface of the package. (b) Temperature profile comparison in FEM simulation between package top surface and die top surface. (c) Correlation of temperatures between the package top surface and on the package top surface. The temperatures mentioned Fig. 6(a) and (b) are equally defined as the average value of a line across the upper left to lower right of the die on the top surface of the package, which is the same as the way to monitor device temperature in the PC test [26, 27]. The lines for temperature measurement are shown in Fig. 6(a).

The measured temperature is the most direct stress parameter that we can monitor during the PC test. For this reason, the smaller the difference between this temperature and the actual junction temperature, the better. In the device using a no wire bond package, the difference between the junction temperature and the temperature measured by an IR camera has not been addressed for transient conditions in previous literature. Fig. 6(b) shows a difference of temperature on the top surface of between $T_{sim_pack_top}$ and on the die ($T_{sim_die_top}$) in the FEM simulation during a heating period 1 s of the PC test. Both temperatures were also defined as the average value of the line at the same position shown in Fig. 6(a). The change trends of them are very similar to each other, and the maximum temperature difference at the end of the period is only 1.26 °C. $T_{sim_die_top}$ represents the junction temperature in the simulation. Fig. 6(c) exhibits a strong correlation of both temperatures in the simulation. We can understand the temperature measured on a package top surface accurately reflects the junction temperature with a slight minus offset, indirectly through the simulation.

This FEM simulation allows us to understand the thermomechanical stresses generating inside a DUT during PC test. The




Fig. 7. FEM simulation analysis with defective patterns in the EMMI analysis. (a) 2-D and 3-D ΔT_{die_sim} distribution of the entire GaN device at the height of die top surface in FEM simulation during the PC. (b) Overlap image among the EMMI patterning image [Fig. 4(b)], Cu via areas directly bonded to the die, T_{die_sim} at 1 s in six points and T_{die_sim} gradient (°C/m) plot in the die top surface area.

stresses are basically induced by two mechanisms in a PC tested or operating power device: 1) coefficient of thermal expansion (CTE) mismatch of the involved materials in a DUT, and 2) global or local temperature gradient in a DUT. These stresses occur in both the expansion due to heating and the contraction due to cooling during the PC test, and they are directly related to the temperature distribution. Hence, detailed knowledge of thermal distribution allows understanding thermomechanical stress that is the root cause of PC test failure.

The locations of cracks found in the previous FA can be discussed with the FEM simulation. We can divide the cracks found in Fig. 4(b) into two groups: the long crack propagated from the center of the chip to the left edge and dot-type cracks scattered around the center. For the long crack, first we can inversely predict there was a strong vertical mechanical stress in the PC test. Fig. 7(a) shows the distribution of temperature swings at the die top surface height during PC. The different temperature distribution by the area of a homogeneous body can generate mechanical stress [45]. In Fig. 7(a), the center of the die has the highest temperature swing, while the upper left end has the lowest temperature swing. This imbalance can produce the overall thermomechanical stress of the die during the PC test. The Cu vias are not symmetrical at the left and right edges of the die in Fig. 7(b), which leads to a temperature imbalance between the upper and bottom at the edges of both sides. This imbalance induces stress on the surface of the die, which can lead to defects such as the first long crack.

The second crack group dot type defects in Fig. 4(b) can be analyzed by combining the EMMI patterning image [Fig. 4(b)],

the knowledge of the Cu via design inside the package directly bonded to the die, and the temperature gradient of the die ($T_{\text{die_sim_grad}}$) extracted from the FEM simulation at the highest point during a PC. Fig. 7(b) exhibits an overlap image of these three items. $T_{\text{die_sim_grad}}$ is expressed as (1).

$$T_{\text{jgrad}} = \sqrt{\left(\frac{\partial T_j}{\partial x}\right)^2 + \left(\frac{\partial T_j}{\partial y}\right)^2}. \quad (1)$$

When referring to Figs. S9 and S10, it is seen that the temperature gradient on the die top surface is significantly influenced by the Cu structure inside the package. Particularly, $T_{\text{die_sim_grad}}$ is relatively high along the Cu vias in the center of the die surface. There might be a larger temperature gradient around the boundary between them because Cu has much better heat transfer capability than FR4 which is filling most of the package [38]. In Fig. 7(b), the cracks pointed by the yellow arrows are located mainly near the Cu vias within the center area of the die. In this area, it is expected that severe mechanical stress is generated by CTE differences among the materials (Cu, FR4, a GaN die) at these interfaces as well as the larger temperature gradient. Thus, it is revealed that the dot-type defects also correlate with the Cu vias design in the package.

In the FEM simulation, we investigated the FM of the cutting edge GaN under PC test more deeply following the previous physical FA. The simulation model, created by structure analysis of the GaN device, very close to the actual PC test environment was presented. In the simulation, it was indirectly predicted that the junction temperature of the GaN device has around only 1% difference compared to the temperature on the active surface monitored by an IR camera. Based upon FEM simulation, backside EMMI analysis, and structure analysis results, we discussed that multilayered cracks causing the IDSS failure in PC test greatly correlate to a design factor: the up-down asymmetry Cu vias layout of the advanced package.

In summary, the IDSS failure of the cutting edge GaN device induced by PC test was unveiled based on the FA and the FEM simulation. The PC test was performed within the temperature swing from 24.1 °C to 124.1 °C, which means this failure can be reproduced in actual operation. The system needs to be prepared for this risk because the sudden IDSS failure can trigger short circuit operation. Advanced FA techniques had been introduced to find defects in a GaN device using the package without a bond wire. These methods can be applied to another FA. An FEM simulation of the discrete GaN device without a bond wire was first attempted. Despite a minute and complex package structure, the credibility of FEM simulation has been qualified by comparison with the actual PC test results. It was discussed with the simulation that the defects found in FA are strongly correlated to the Cu structure layout of the package. Compared to other PC test results of a package using bond wires with similar or lower stress conditions [46]–[48], this device shows better reliability performance. Hence, by optimizing the design factors of the package pointed out in this article, this packaging technique can exhibit a much higher reliability, if exploited. As an extension of this study, in further research, the optimal design conditions of the package can be investigated against thermomechanical stress using the proposed FEM simulation.

V. CONCLUSION

This article has investigated the novel FM of the cutting edge GaN device in a PC test by applying state-of-the-art physical analysis tools combined with a high-detail FEM model. It has been revealed that thermomechanical stress induced by PC test can cause multilayer cracks inside a GaN HEMT die even within the allowed temperature swing range. Backside EMMI and cross-sectional analysis using FIB and SEM had been implemented for the FM analysis. Severe cracks able to trigger IDSS failure of GaN HEMTs have been visualized through advanced FA. Moreover, it is discussed that the crack locations are deeply correlated to design factors of the package based on FEM simulation. This article provides the key not only to understanding the dangerous failure phenomenon for the advanced GaN device but also a foundation for improving their reliability.

REFERENCES

- [1] H. Amano *et al.*, “The 2018 GaN power electronics roadmap,” *J. Phys. D, Appl. Phys.*, vol. 51, no. 16, pp. 1–48, Mar. 2018.
- [2] P. Roussel and J. Azemar, “Technology, industry and market trends in WBG power module packaging,” in *Proc. Int. Conf. Integr. Power Electron. Syst.*, Feb. 2014, pp. 1–3.
- [3] S. Song, S. Munk-Nielsen, C. Uhrenfeldt, and I. Trinitis, “Performance assessment of commercial gallium nitride-on-silicon discrete power device with figure of merit,” in *Proc. 42nd Annu. Conf. IEEE Ind. Electron. Soc.*, Florence, Italy, Oct. 2016, pp. 1143–1148.
- [4] K. J. Chen *et al.*, “GaN-on-Si power technology: Device and applications,” *IEEE Trans. Electron. Devices*, vol. 64, no. 3, pp. 779–795, Mar. 2017.
- [5] A. Q. Huang, “Power semiconductor devices for smart grid and renewable energy systems,” *Proc. IEEE*, vol. 105, no. 11, pp. 2019–2047, Nov. 2017.
- [6] T. Satoh, K. Osawa, and A. Nitta, “GaN HEMT for space applications,” in *Proc. IEEE BiCMOS Compound Semicond. Integr. Circuits Technol. Symp.*, San Diego, CA, USA, 2018, pp. 136–139.
- [7] G. Longobardi, “GaN for power devices: Benefits, applications, and normally-off technologies,” in *Proc. Int. Semicond. Conf.*, Oct. 2017, pp. 11–18.
- [8] G. Meneghesso *et al.*, “Reliability and parasitic issues in GaN-based power HEMTs: A review,” *Semicond. Sci. Technol.*, vol. 31, no. 9, pp. 1–10, Aug. 2016.
- [9] S. Song, “Reliability of GaN-on-Si high-electron-mobility transistors for power electronics application,” Ph.D. thesis, Aalborg Univ., Aalborg, Denmark, Dec. 2018.
- [10] D. Marcon *et al.*, “A comprehensive reliability investigation of the voltage, temperature and device geometry dependence of the gate degradation on state-of-the-art GaN-on-Si HEMTs,” in *Proc. Int. Electron. Devices Meeting*, San Francisco, CA, USA, 2010, pp. 20.3.1–20.3.4.
- [11] J. Hu *et al.*, “Time-dependent breakdown mechanisms and reliability improvement in edge terminated AlGaN/GaN Schottky diodes under HTRB tests,” *IEEE Electron Device Lett.*, vol. 38, no. 3, pp. 371–374, Jan. 2017.
- [12] M. Meneghini *et al.*, “Off-state degradation of AlGaN/GaN power HEMTs: experimental demonstration of time-dependent drain-source breakdown,” *IEEE Trans. Electron Devices*, vol. 61, no. 6, pp. 1987–1992, Jun. 2014.
- [13] I. Rossetto *et al.*, “Field- and current-driven degradation of GaN-based power HEMTs with p-GaN gate: Dependence on Mg-doping level,” *Microelectron. Rel.*, vol. 76–77, pp. 298–303, Sep. 2017.
- [14] M. Borgia *et al.*, “Evidence of time-dependent vertical breakdown in GaN-on-Si HEMTs,” *IEEE Trans. Electron Devices*, vol. 64, no. 9, pp. 3616–3621, Jul. 2017.
- [15] P. Lager *et al.*, “Role of the dielectric for the charging dynamics of the dielectric/barrier interface in AlGaN/GaN based metal-insulator-semiconductor structures under forward gate bias stress,” *Appl. Phys. Lett.*, vol. 105, Jul. 2014, Art. no. 033512.
- [16] A. Guo and J. A. del Alamo, “Unified mechanism for positive and negative bias temperature instability in GaN MOSFETs,” *IEEE Trans. Electron Devices*, vol. 64, no. 5, pp. 2142–2147, May 2017.

- [17] L. R. GopiReddy, L. M. Tolbert, and B. Ozpineci, "Power cycle test of power switches: A literature survey," *IEEE Trans. Power Electron.*, vol. 30, no. 5, pp. 2465–2473, Sep. 2015.
- [18] V. Smet, F. Forest, J. Huselstein, A. Rashed, and F. Richardeau, "Evaluation of VCE monitoring as a real-time method to estimate aging of bond wire-IGBT modules stressed by power cycling," *IEEE Trans. Ind. Electron.*, vol. 60, no. 7, pp. 2760–2770, Jul. 2013.
- [19] S. Yang, A. Bryant, P. Mawby, D. Xiang, L. Ran, and P. Tavner, "An industry-based survey of reliability in power electronic converters," *IEEE Trans. Ind. Appl.*, vol. 47, no. 3, pp. 1441–1451, Mar. 2011.
- [20] J. Franke, G. Zeng, T. Winkler, and J. Lutz, "Power cycling reliability results of GaN HEMT devices," in *Proc. IEEE 30th Int. Symp. Power Semicond. Devices ICs*, Chicago, IL, USA, 2018, pp. 467–470.
- [21] U. Scheuermann and S. Schuler, "Power cycling results for different control strategies," *Microelectron. Rel.*, vol. 50, no. 9–11, pp. 1203–1209, Sep. 2010.
- [22] L. Choi, F. Blaabjerg, and S. Jørgensen, "Power cycling test methods for reliability assessment of power device modules in respect to temperature stress," *IEEE Trans. Power Electron.*, vol. 33, no. 3, pp. 2531–2551, Mar. 2018.
- [23] L. R. GopiReddy, L. M. Tolbert, and B. Ozpineci, "Power cycle test of power switches: A literature survey," *IEEE Trans. Power Electron.*, vol. 30, no. 5, pp. 2465–2473, May 2015.
- [24] N. Y. A. Shammass, "Present problems of power module packaging technology," *Microelectron. Rel.*, vol. 43, no. 4, pp. 519–527, Apr. 2003.
- [25] S. Song, S. Munk-Nielsen, C. Uhrenfeldt, and I. Trintis, "Failure mechanism analysis of a discrete 650 V enhancement mode GaN-on-Si power device with reverse conduction accelerated power cycling test," in *Proc. IEEE Appl. Power Electron. Conf. Expo.*, Tampa, FL, USA, 2017, pp. 756–760.
- [26] S. Song, S. Munk-Nielsen, C. Uhrenfeldt, and K. Pedersen, "Power cycling test of a 650 V discrete GaN-on-Si power device with a laminated packaging embedding technology," in *Proc. IEEE Energy Convers. Congr. Expo.*, Cincinnati, OH, USA, 2017, pp. 2540–2545.
- [27] S. Song, S. Munk-Nielsen, and C. Uhrenfeldt, "Failure mechanism analysis of off-state drain-to-source leakage current failure of a commercial 650 V discrete GaN-on-Si HEMT power device by accelerated power cycling test," *Microelectron. Rel.*, vol. 76–77, pp. 321–326, Sep. 2017.
- [28] N. Hayashi *et al.*, "Advanced embedded packaging for power devices," in *Proc. IEEE 67th Electron. Compon. Technol. Conf.*, Orlando, FL, USA, 2017, pp. 696–703.
- [29] GaN Systems Ins., "GS66508P—datasheet," Mar. 2016.
- [30] L. Tian, G. Zhang, K. Lan, G. Wen, and D. Wang, "Application study of simply and low cost numerical aperture increasing lens (NAIL) systems for OBIRCH and EMMI in backside failure analysis," in *Proc. IEEE 22nd Int. Symp. Phys. Failure Anal. Integr. Circuits*, Hsinchu, Taiwan, 2015, pp. 531–534.
- [31] J. Tao, P. Fang, and J. Wang, "Backside IR photon emission microscopy (IR-PEM) observation in failure analysis of the packaged devices," in *Proc. Int. Conf. Electron. Packag. Technol.*, Aug. 2007, pp. 1–4.
- [32] J. C. H. Phang *et al.*, "A review of near infrared photon emission microscopy and spectroscopy," in *Proc. 12th Int. Symp. Phys. Failure Anal. Integr. Circuits*, Jul. 2005, pp. 275–281.
- [33] A. Graff, M. Simon-Najasek, D. Poppitz, and F. Altmann, "Physical failure analysis methods for wide band gap semiconductor devices," in *Proc. IEEE Int. Rel. Phys. Symp.*, Burlingame, CA, USA, 2018, pp. 3B.2-1–3B.2-8.
- [34] P. Perdu, "Failure analysis on space electronics: Best practices, challenges and trends," in *Proc. IEEE Int. Symp. Phys. Failure Anal. Integr. Circuits*, Jul. 2018, pp. 1–6.
- [35] M. Welna *et al.*, "Transparency of GaN substrates in the mid-infrared spectral range," *Cryst. Res. Technol.*, vol. 47, no. 3, pp. 347–350, Mar. 2012.
- [36] C. Durand, M. Klingler, D. Coutellier, and H. Naceur, "Power cycling reliability of power module: A survey," *IEEE Trans. Device Mater. Rel.*, vol. 16, no. 1, pp. 80–97, Jan. 2016.
- [37] M. Thoben *et al.*, "Lifetime modeling and simulation of power modules for hybrid electrical/electrical vehicles," *Microelectron. Rel.*, vol. 54, pp. 1806–1812, Sep. 2014.
- [38] J. Li, J. Karppinen, T. Laurila, and J. K. Kivilahti, "Reliability of lead-free solder interconnections in thermal and power cycling test," *IEEE Trans. Compon. Packag. Technol.*, vol. 32, no. 2, pp. 302–308, Jun. 2009.
- [39] W. Lai *et al.*, "Experimental investigation on the effects of narrow junction temperature cycles on die-attach solder layer in an IGBT," *IEEE Trans. Power Electron.*, vol. 32, no. 2, pp. 1431–1441, Feb. 2017.
- [40] C. Herold *et al.*, "Requirements in power cycling for precise lifetime estimation," *Microelectron. Rel.*, vol. 58, pp. 82–89, Mar. 2016.
- [41] F. Roccaforte *et al.*, "An overview of normally-off GaN-based high electron mobility transistors," *Materials*, vol. 12, no. 10, May 2019, Art. no. 1599.
- [42] A. G. Gudkov *et al.*, "The influence of AlGaIn barrier-layer thickness on GaN HEMT parameters for space applications," in *Proc. Sci.-Pract. Conf. Res. Develop.*, Cham, Switzerland, 2016, pp. 273–280.
- [43] A. Sarua *et al.*, "Thermal boundary resistance between GaN and substrate in AlGaIn/GaN electronic devices," *IEEE Trans. Electron Devices*, vol. 54, no. 12, pp. 3152–3158, Dec. 2007.
- [44] B. C. Daly, H. Maris, A. Nurmikko, M. Kuball, and J. Han, "Optical pump-and-probe measurement of the thermal conductivity of nitride thin films," *J. Appl. Phys.*, vol. 92, no. 7, pp. 3820–3824, 2002.
- [45] G. Pham, M. Ritter, and M. Pfost, "Efficient simulation of thermo-mechanical stress in the on-chip metallization of integrated power semiconductor devices," *IEEE Trans. Device Mater. Rel.*, vol. 17, no. 2, pp. 307–315, Jun. 2017.
- [46] T. Hung, L. Liao, C. C. Wang, W. H. Chi, and K. Chiang, "Life prediction of high-cycle fatigue in aluminum bonding wires under power cycling test," *IEEE Trans. Device Mater. Rel.*, vol. 14, no. 1, pp. 484–492, Nov. 2014.
- [47] W. Lai *et al.*, "Low ΔT_j stress cycle effect in IGBT power module die-attach lifetime modeling," *IEEE Trans. Power Electron.*, vol. 31, no. 9, pp. 6575–6585, Jul. 2015.
- [48] S. Jacques *et al.*, "Lifetime prediction modeling of non-insulated TO-220AB packages with lead-based solder joints during power cycling," *Microelectron. Rel.*, vol. 52, no. 1, pp. 212–216, Jan. 2012.



Sungyoung Song (M'16) received the M.Sc. degree in electrical engineering from Changwon National University, Changwon, South Korea, in 2008, and the Ph.D. degree in reliability of GaN-on-Si high-electron-mobility transistors for power electronics application from Aalborg University, Aalborg, Denmark, in 2018.

From 2008 to 2014, he worked as a Development Engineer of silicon-based semiconductor power devices with Magnachip Semiconductor Corp., Cheongju-si, South Korea. He is currently working as a Postdoctoral Fellow with the Department of Energy Technology, Aalborg University. His research interests include reliability, performance assessment, and failure analysis of GaN-on-Si HEMTs for power electronics.



Stig Munk-Nielsen (M'19) received the M.Sc. and Ph.D. degrees in electrical engineering from Aalborg University, Aalborg, Denmark, in 1991 and 1997, respectively.

He is currently a Professor with the Department of Energy Technology, Aalborg University, Aalborg, Denmark. In the last ten years, he has been involved or has managed ten research projects, including national and European Commission projects. His research interests include low voltage and medium voltage converters, packaging of power electronic devices, electrical monitoring apparatus for devices, failure modes, and device test systems.



Christian Uhrenfeldt (M'19) received the M.Sc. degree in physics from Aalborg University, Aalborg, Denmark, in 2004, and the Ph.D. degree in the field of semiconductor material science from Aarhus University, Aarhus, Denmark, in 2008.

He is currently working as an Associate Professor on power electronics packaging and materials with the Department of Energy Technology, Aalborg University. His research interests include packaging of power modules, nondestructive testing, and semiconductor diagnostics in power electronics.