Synchronization for an MMC Distributed Control System Considering Disturbances Introduced by Submodule Asynchrony

Wang, Haiyu; Yang, Shunfeng; Chen, Haiyu; Feng, Xiaoyun; Blaabjerg, Frede

Published in:
IEEE Transactions on Power Electronics

DOI (link to publication from Publisher):
10.1109/TPEL.2020.2993284

Publication date:
2020

Document Version
Accepted author manuscript, peer reviewed version

Link to publication from Aalborg University

Citation for published version (APA):
Synchronization for an MMC Distributed Control System Considering Disturbances Introduced by Sub-module Asynchrony

Haiyu Wang, Student Member, IEEE, Shunfeng Yang, Member, IEEE, Haiyu Chen, Xiaoyun Feng, and Frede Blaabjerg, Fellow, IEEE

Abstract—The modular multilevel converter (MMC) is a promising topology for HVDC applications, which typically adopts a distributed control architecture to manage considerable sub-modules (SMs) in the system. SM synchronization is necessary for an MMC distributed control system to cope with the local controller clock discrepancy and asynchrony due to the manufacturing tolerance. This paper proposes a synchronization scheme for the MMC distributed control system taking the disturbances introduced by the SM asynchrony into account. The MMC models considering SM asynchrony reveal that the asynchrony introduces harmonics around the carrier frequency in MMC output and the circulating current. The interaction between the SM switching harmonics and arm current harmonics leads to divergence of the capacitor voltages. The MMC distributed control system cannot entirely restrain the voltage divergence and maintain the system stability owing to the control capability saturation of the balancing controller. According to the theoretical analysis, the synchronization interval is properly selected considering the harmonic contents in the MMC output, the capacitor voltage deviation, and the distributed control system stability. The theoretical models and the proposed synchronization scheme are validated experimentally on an MMC prototype.

Index Terms—Modular Multilevel Converter, distributed control, synchronization scheme, sub-module asynchrony.

I. INTRODUCTION

THE modular multilevel converter (MMC) has been an emerging and highly efficient solution for high voltage power conversion in recent years [1] and it is gaining more and more attention because of its prominent advantages compared with conventional two-level or three-level voltage source converters. These advantages such as modularity, flexible expandability, transformer-less configuration, common dc bus, and high reliability due to redundancy, make the MMC the most promising topology for high-voltage high-power applications, especially in the high-voltage direct current transmission (HVDC) sector [2, 3] and medium voltage micro-grids [4-6]. In HVDC applications, hundreds of SMs are typically required for the MMCs to handle a high voltage (hundreds of kilovolts) with relatively low-voltage rating power devices. In favor of properly manipulating such large number of SMs, distributed controls with phase-shifted (PS) PWM scheme for MMCs are proposed in [7-11], in order to improve the modularity of the MMC system in terms of software and distributing the computational burden into different digital controllers. However, an inherent problem along with a distributed control system for MMCs is the asynchrony of SM controllers, due to the manufacturing tolerance of crystal oscillators that provide controller clocks. The asynchronous local controllers increase the switching harmonics of an MMC adopting the PS-PWM scheme, distort the output voltage waveform, lead to capacitor voltage variation, and eventually deteriorate the performance of the overall MMC system.

Various synchronization methods have been designed for distributed systems in existing research works. A global synchronization method with gradually changed phase-shift angle for the distributed inverters is proposed in [12], in order to attenuate the high-frequency harmonics in the output current. The influence of the phase-leg modules asynchrony to the SVPWM scheme for an inverter is investigated in [13], and non-characteristic harmonic components are introduced into the line-to-line output voltage because of the modules asynchrony. The method to synchronize and control a system of parallel single-phase inverters without communication is presented in [14]. The above studies are of interest to more general distributed control systems but might be applied to MMCs as well. Synchronization methods based on CAN-bus and EtherCAT in an MMC distributed control system are addressed in [15, 16], respectively. The synchronization strategies adopted for a communication burden reduced MMC distributed control system are designed in [8, 9], and the synchronization interval is chosen as 20 ms corresponding to the fundamental frequency. Attention should be paid that the time intervals between two adjacent synchronization signals in the aforementioned researches are all arbitrarily selected without theoretical analysis. An irrational synchronization interval might result in either heavy communication burden or system performance deterioration. Thus, it is crucial to design the synchronization scheme and interval according to the influence introduced by the SM asynchrony.
In this paper, a synchronization scheme for the MMC distributed control system is elaborately designed, in order to alleviate the communication burden for synchronization while achieving a stable operation. The synchronization interval is selected considering the disturbances introduced by the SM asynchrony in the MMC distributed control system. For the sake of a properly designed synchronization scheme, the MMC system with SM asynchrony has to be modeled and studied. The proposed models reveal that the SM asynchrony introduces extra harmonics around the carrier frequency in the circulating current. The interaction between individual SM output switching harmonics and arm current harmonics leads to capacitor voltage diverging, which might exceed the safe operation area of SM capacitors. Moreover, such voltage diverging introduces a disturbance into the voltage balancing controller and makes the output of the controller to grow with time. Consequently, the damping capability of the balancing controller on the capacitor voltage diverging would eventually be limited by the preset control-output saturation, which results in system instability. Thus, the impact of SM asynchrony is not able to be eliminated in terms of control and a proper synchronization scheme is necessary for the MMC distributed control system. Based on the findings, a synchronization interval design method considering the harmonic requirements of the MMC output, the safety range of capacitor voltage deviation, and the system stability is proposed. The rationality of the theoretical analysis and the effectiveness of the synchronization scheme are experimentally verified on an MMC prototype in the laboratory. The experimental and simulation results confirm that the MMC system operates properly and stably in both steady-state and large step changes scenarios under the proposed synchronization method and the communication burden is largely eased compared with the traditional ones.

II. BASIC OPERATING PRINCIPLES OF MMC

A. Operation principle of an MMC

The basic structure and operation principles of an MMC have been extensively explained in the literature [17, 18] and will not be detailed in this paper. The circuit configuration of a three-phase MMC is shown in Fig. 1. There are three phase legs connected in parallel to a common dc bus. Each phase leg consists of two arms, named as the upper and lower arm, which are connected through buffer inductors. Each arm is formed by a series connection of \( N \) identical half-bridges, termed submodules (SMs) and each SM contains a dc capacitor and two insulated gate bipolar transistors (IGBTs). As shown in Fig. 1, each arm is equipped with an arm inductor \( L_{\text{arm}} \). An equivalent resistor \( R_{\text{arm}} \) is employed in each arm to represent the arm losses. The output terminals of the MMC are the middle points of the two arms in the three phase legs.

B. Mathematical Model of an MMC

The insertion indices indicate the relative number of SMs that should be inserted in each arm which are denoted as \( n_m \) for the upper arm and \( n_l \) for the lower arm. According to the principle of the MMC, if the output voltage is \( u_{o,\text{dc}}=U_{dc}\cos(\omega_o t) \), the ideal SM insertion index is given as

\[
\begin{align*}
n_m &= 0.5 \left[ 1 - m \cos(\omega_o t) \right] \\
n_l &= 0.5 \left[ 1 + m \cos(\omega_o t) \right]
\end{align*}
\]

(1)

where \( m \) is the modulation index defined as \( 2U_o/U_{dc}, \omega_o \) is the angular frequency of the MMC output voltage.

The arm currents are denoted as \( i \) for the upper arm and \( i_l \) for the lower arm, respectively. The arm currents are defined such that a positive arm current is charging the capacitors. Ideally, the phase current splits equally into these two arms and the arm currents in Fig. 1 are given by

\[
\begin{align*}
i_u &= i_{\text{diff}} + 0.5i_o \\
i_l &= i_{\text{diff}} - 0.5i_o
\end{align*}
\]

(2)

where \( i_{\text{diff}} \) denotes the circulating current flowing between the dc terminals and \( i_o \) is the alternating phase current flowing through the ac terminal. The circulating current is directly related to the difference between the dc-link voltage and the sum of the inserted voltages in the arms [19, 20]. Equation (3) can be obtained according to the Kirchhoff’s voltage law

\[
\frac{dU_{\text{dc}}}{dt} = \frac{1}{2} U_{\text{dc}} \frac{n_l + n_u}{2} - R_{\text{arm}}i_{\text{diff}}
\]

(3)

where \( U_{\text{dc}} \) is the dc-link voltage, \( n_u \) and \( n_l \) are the inserted voltages in the lower and upper arm, respectively.

III. MMC SYSTEM WITH SM ASYNCHRONY

A. Switching function for total voltage in a phase leg

The distributed control system for an MMC consists of a central controller and local controllers distributed in SMs [8]. Phase-shifted triangular carriers for the PS-PWM are separately implemented in local controllers. It is rational to consider that the manufacturing tolerance of the independent and randomly-selected crystal oscillators for local controllers has a normal distribution. The quartz error of local controllers in an MMC with hundreds of SMs should eventually converge to the actual normal distribution since the sample size is sufficiently large [21].

The switching functions in the upper and lower arms considering the error of carrier frequencies (\( \delta\omega_u/\delta\omega_l \)) are derived as
The total switching function can be finally derived as

\[ s_u + s_i = N + \sum_{i=1}^{N} \sum_{k=1}^{N_m} \frac{2}{k \pi} \sin \left( \frac{(k+n)\pi}{2} \right) J_0 \left( \frac{mk\pi}{2} \right) \cos \phi \times \]

\[ \left[ 1 - \frac{(\sigma_k a t)^2}{2} \right] - \frac{2}{k \pi} \sin \left( \frac{(k+n)\pi}{2} \right) J_1 \left( \frac{mk\pi}{2} \right) \sin \phi \right] \]

where \( \phi = k o_t + n (o_t + \pi) \), \( |x| \) stands for the average value of \( |x_{tot}| \), \( \sigma \) denotes the unit frequency standard deviation, which can be derived according to the tolerance of crystal oscillators (\( f_{err} \)) as \( \sigma = f_{err}/2 \times 10^{-6} \). [21]

Considering the MMC output switching function as \( s_{out} = (s_1 - s_2)/2 \), the switching function of the MMC output can be eventually derived as in (6), where \( \phi = ko_{tot} + n o_{tot}, x_n and x_1 \) stand for the average values of the frequency error \( x_{tot} \) and \( x_1 \), respectively.

It should be noted that the circulating current in each phase is directly related to the sum of the switching functions of the upper and lower arms, which can be derived as

\[ s_u + s_i = 2 \sum_{i=1}^{N} \sum_{k=1}^{N_m} \frac{2}{k \pi} \sin \left( \frac{(k+n)\pi}{2} \right) J_0 \left( \frac{mk\pi}{2} \right) \cos \phi \times \]

\[ \left[ 1 - \frac{(\sigma_k a t)^2}{2} \right] - \frac{2}{k \pi} \sin \left( \frac{(k+n)\pi}{2} \right) J_1 \left( \frac{mk\pi}{2} \right) \sin \phi \right] \]

where \( \phi = k o_{tot} + n (o_t + \pi) \). The last trigonometric terms in equation (11) can be rewritten as

\[ \sin \omega o_{tot} \cos \omega t \]

\( \omega = \omega o_{tot} + \omega o_{tot} > 1 \) can be obtained. (11) can be further simplified as

\[ i = i_{diff} + \frac{i_{diff} - \omega U_c}{\alpha_{tot}} \sum_{i=1}^{N} \left( -1 \right)^{i-1} \sum_{k=1}^{N_m} \frac{2}{k \pi} \sin \left( \frac{(k+n)\pi}{2} \right) J_1 \left( \frac{mk\pi}{2} \right) \sin \phi \]

\[ \cos \omega o_{tot} \phi \]

It can be deduced from (13) that harmonics, whose dominant frequency error \( x_{tot} \) appears only in the last trigonometric term in equation (4). Thus, analysis is devoted to the trigonometric term. For that the frequency error \( x_{tot} \) has a negligible value (typically \( 10^{-5} \)), \( k x_{tot} o_t \) is assumed close to zero. Thus, the approximation \( \sin(\omega x_{tot} o_t) \approx x_{tot} o_t \) can be obtained. Based on the probability-based frequency error model proposed in [21], \( x_{tot} \) follows the normal distribution and its mean and variance values are zero and \( \sigma^2 \), respectively. The detailed simplification of (4) is elaborately demonstrated in [21] and would not be specified in this paper.

The total switching function can be finally derived as

\[ s_u + s_i = 2 \sum_{i=1}^{N} \sum_{k=1}^{N_m} \frac{2}{k \pi} \sin \left( \frac{(k+n)\pi}{2} \right) J_0 \left( \frac{mk\pi}{2} \right) \cos \phi \times \]

\[ \left[ 1 - \frac{(\sigma_k a t)^2}{2} \right] - \frac{2}{k \pi} \sin \left( \frac{(k+n)\pi}{2} \right) J_1 \left( \frac{mk\pi}{2} \right) \sin \phi \right] \]

where \( \phi = k o_{tot} + n (o_t + \pi) \), \( |x| \) stands for the average value of \( |x_{tot}| \), \( \alpha \) denotes the unit frequency standard deviation, which can be derived according to the tolerance of crystal oscillators (\( f_{err} \)) as \( \sigma = f_{err}/2 \times 10^{-6} \). [21]

Considering the MMC output switching function as \( s_{out} = (s_1 - s_2)/2 \), the switching function of the MMC output can be eventually derived as in (6), where \( \phi = ko_{tot} + n o_{tot}, x_n and x_1 \) stand for the average values of the frequency error \( x_{tot} \) and \( x_1 \), respectively.

It should be noted that the circulating current in each phase is directly related to the sum of the switching functions of the upper and lower arms, which can be derived as

\[ s_u + s_i = 2 \sum_{i=1}^{N} \sum_{k=1}^{N_m} \frac{2}{k \pi} \sin \left( \frac{(k+n)\pi}{2} \right) J_0 \left( \frac{mk\pi}{2} \right) \cos \phi \times \]

\[ \left[ 1 - \frac{(\sigma_k a t)^2}{2} \right] - \frac{2}{k \pi} \sin \left( \frac{(k+n)\pi}{2} \right) J_1 \left( \frac{mk\pi}{2} \right) \sin \phi \right] \]

where \( \phi = k o_{tot} + n (o_t + \pi) \). The last trigonometric terms in equation (11) can be rewritten as

\[ \sin \omega o_{tot} \cos \omega t \]

\( \omega = \omega o_{tot} + \omega o_{tot} > 1 \) can be obtained. (11) can be further simplified as

\[ i = i_{diff} + \frac{i_{diff} - \omega U_c}{\alpha_{tot}} \sum_{i=1}^{N} \left( -1 \right)^{i-1} \sum_{k=1}^{N_m} \frac{2}{k \pi} \sin \left( \frac{(k+n)\pi}{2} \right) J_1 \left( \frac{mk\pi}{2} \right) \sin \phi \]

\[ \cos \omega o_{tot} \phi \]

It can be deduced from (13) that harmonics, whose dominant frequency error \( x_{tot} \) appears only in the last trigonometric term in equation (4). Thus, analysis is devoted to the trigonometric term. For that the frequency error \( x_{tot} \) has a negligible value (typically \( 10^{-5} \)), \( k x_{tot} o_t \) is assumed close to zero. Thus, the approximation \( \sin(\omega x_{tot} o_t) \approx x_{tot} o_t \) can be obtained. Based on the probability-based frequency error model proposed in [21], \( x_{tot} \) follows the normal distribution and its mean and variance values are zero and \( \sigma^2 \), respectively. The detailed simplification of (4) is elaborately demonstrated in [21] and would not be specified in this paper.

The total switching function can be finally derived as

\[ s_u + s_i = 2 \sum_{i=1}^{N} \sum_{k=1}^{N_m} \frac{2}{k \pi} \sin \left( \frac{(k+n)\pi}{2} \right) J_0 \left( \frac{mk\pi}{2} \right) \cos \phi \times \]

\[ \left[ 1 - \frac{(\sigma_k a t)^2}{2} \right] - \frac{2}{k \pi} \sin \left( \frac{(k+n)\pi}{2} \right) J_1 \left( \frac{mk\pi}{2} \right) \sin \phi \right] \]

where \( \phi = k o_{tot} + n (o_t + \pi) \), \( |x| \) stands for the average value of \( |x_{tot}| \), \( \alpha \) denotes the unit frequency standard deviation, which can be derived according to the tolerance of crystal oscillators (\( f_{err} \)) as \( \sigma = f_{err}/2 \times 10^{-6} \). [21]

Considering the MMC output switching function as \( s_{out} = (s_1 - s_2)/2 \), the switching function of the MMC output can be eventually derived as in (6), where \( \phi = ko_{tot} + n o_{tot}, x_n and x_1 \) stand for the average values of the frequency error \( x_{tot} \) and \( x_1 \), respectively.

It should be noted that the circulating current in each phase is directly related to the sum of the switching functions of the upper and lower arms, which can be derived as

\[ s_u + s_i = N + \sum_{i=1}^{N} \sum_{k=1}^{N_m} \frac{2}{k \pi} \sin \left( \frac{(k+n)\pi}{2} \right) J_0 \left( \frac{mk\pi}{2} \right) \cos \phi \times \]

\[ \left[ 1 - \frac{(\sigma_k a t)^2}{2} \right] - \frac{2}{k \pi} \sin \left( \frac{(k+n)\pi}{2} \right) J_1 \left( \frac{mk\pi}{2} \right) \sin \phi \right] \]

where \( \phi = k o_{tot} + n (o_t + \pi) \). The last trigonometric terms in equation (11) can be rewritten as

\[ \sin \omega o_{tot} \cos \omega t \]

\( \omega = \omega o_{tot} + \omega o_{tot} > 1 \) can be obtained. (11) can be further simplified as

\[ i = i_{diff} + \frac{i_{diff} - \omega U_c}{\alpha_{tot}} \sum_{i=1}^{N} \left( -1 \right)^{i-1} \sum_{k=1}^{N_m} \frac{2}{k \pi} \sin \left( \frac{(k+n)\pi}{2} \right) J_1 \left( \frac{mk\pi}{2} \right) \sin \phi \]

\[ \cos \omega o_{tot} \phi \]

It can be deduced from (13) that harmonics, whose dominant
components are the ones around the carrier frequency, are introduced into the arm current due to the SM asynchrony. Similar arm current for the lower arm can be derived.

C. Capacitor voltage deviation due to SM asynchrony

It should be noted that the switching frequency of the individual SM is actually the carrier frequency. Thus, the SM switching harmonics would couple with those in the circulating current around the same frequency and produce a dc offset in the capacitor current. The current flowing through the capacitor in the \( i^{th} \) SM can be expressed as the product of the switching function and the arm current.

\[
\mathbf{l}_{c} = s_d \mathbf{l}_u, \\
\mathbf{l}_{c3} = s_j \mathbf{l}_i.
\]

Substituting \( s_d \) and \( i_d \) into (14), as

\[
s_d \mathbf{l}_u = \frac{1}{2} \left[ \sum_{k=1}^{n} \sum_{t=-\infty}^{\infty} (1)^n \sin \left( \frac{2}{k \pi} \right) \cos \left( k(i-1) \frac{2\pi}{N} + \frac{\omega_s t}{2} \right) \right] + \frac{m_t \cos \varphi}{4}.
\]

(13)

It should be made clear that only the dc component in (15) contribute to the capacitor voltage shifting. The switching harmonics around the carrier frequency \( \omega_c \) would couple with those in the arm current having the same frequencies and consequently generate a small amount of dc current that diverges the SM capacitor voltages. Noting that the actual carrier frequency of an SM is \( (1 + x_u) \omega_c \), and \( x_u \) has an order of 10\(^{-5}\), it is rational to neglect \( x_u \) without introducing significant influence to the capacitor dc current that is mainly induced by harmonics around \( \omega_c \). Thus, the dc component in (15) is derived as

\[
\begin{align*}
\mathbf{s}_d \mathbf{l}_u &= \frac{1}{2} \sum_{k=1}^{n} \sum_{t=-\infty}^{\infty} (1)^n \sin \left( \frac{2}{k \pi} \right) \cos \left( k(i-1) \frac{2\pi}{N} + \frac{\omega_s t}{2} \right) + \frac{m_t \cos \varphi}{4} \\
&= \frac{1}{2} \sum_{k=1}^{n} \sum_{t=-\infty}^{\infty} (1)^n \sin \left( \frac{2}{k \pi} \right) \cos \left( k(i-1) \frac{2\pi}{N} + \frac{\omega_s t}{2} \right) + \frac{m_t \cos \varphi}{4}.
\end{align*}
\]

(15)

the dominate dc component in (16) is introduced by the harmonic component around the carrier frequency in the switching function and the arm current. The capacitor voltage deviation caused by SM asynchrony can be derived by integrating the current flowing through the capacitor and dividing it by the capacitance \( C_{SM} \), as

\[
\Delta U_{SM} = -\frac{\omega_c U_{dc}}{2 \pi L_{arm} C_{SM}} \sum_{k=1}^{\infty} \sum_{t=-\infty}^{\infty} \frac{1}{k \omega_t} \left[ x_1 + (-1)^n x_1 \right] \times \sin \left( \frac{(k+n)\pi}{2} \right) \times \cos \left( k(i-1) \frac{2\pi}{N} \right) \times t^2
\]

(17)

Whereas the dc component in individual capacitor voltage can eventually be derived as

\[
U_{SM} = \frac{U_{dc}}{N} + \Delta U_{SM}
\]

(18)

It can be seen from (17) that the capacitor voltage deviations are mainly determined by the dc-side voltage, the carrier frequency, the crystal oscillator tolerance, and the circuit parameters such as the arm inductance and the SM capacitance. The value and direction of \( \Delta U_{SM} \) are determined by the value of \( \sin(k(i-1)2\pi/N + \pi/2) \) depending on the sequence of SMs. It implies that the capacitor voltages will differ from each other due to the different values and directions of voltage deviations. Also, the voltage diverging is directly related to the square of the frequency error accumulating period, which means that the capacitor voltage might diverge dramatically and significantly deteriorate the control performance of the capacitor voltage balancing loop, and eventually lead to the malfunction of the MMC in a short period of time. It is worth noting that the capacitor voltage deviations are not considered while calculating the circulating current ripple in (10). The approximate model is adopted to sufficiently evaluate the SM capacitor voltage deviation with simplicity in this paper. A model deliberating the capacitor voltage variation and the corresponding reference change could give a more accurate calculation of the voltage deviation.

IV. MMC DISTRIBUTED CONTROL SYSTEM WITH SM ASYNCHRONY

The control tasks of the distributed control strategy for the MMC are assigned to different controllers, i.e., a central controller and local controllers located in SMs [8]. The output power and current controls are implemented in the central controller. Whereas the average capacitor voltage control, differential current regulation, and capacitor voltage balancing are completely distributed into local controllers.

Fig. 2. Block diagram of the distributed control MMC.
The block diagram of the control loops in the local controllers is shown in Fig. 2. The basic structure and operation principles of an MMC with distributed control have been extensively explained in the literature [8, 9] and will not be discussed in this paper. It should be noted that since the output current regulation is not the main concern in this paper, the output current control implemented in the central controller is not shown in Fig. 2. In this section, the performance and stability of the distributed control system with SM asynchrony is theoretically analyzed.

A. Circulating current control

The current circulating in each phase legs mainly includes a dc component, whose reference is set to be \( U_{dc} \cos(\varphi_k)/(2U_{dc}) \) for the power balancing, and a dominant second-order harmonic component [25, 26]. The normally implemented current control strategies target at eliminating or restraining the second-order harmonics [20, 27].

The circulating current controllers are mainly designed to cope with the signal at the second-order frequency and follow the dc-side current reference [8]. Thus, they are not able to suppress the high-frequency harmonics around and beyond the switching frequency \( \omega_s \) for individual SM.

B. Capacitor Voltage Averaging Control

The control of SM capacitor voltage of the MMC is an unavoidable task. Thus various voltage control strategies are designed for SM voltage averaging and balancing [17, 28].

Capacitor voltage control loop aims at controlling the average capacitor voltage in each phase according to the reference \( u_{ic} \) given by the central controller. The average voltage is obtained by summing up the capacitor voltages in each phase then divided with \( 2N \), which is expressed as

\[
\bar{U}_{Cv} = \frac{1}{2N} \sum_{i=1}^{N} (U_{Cv} + U_{Cv})
\]

where \( U_{Cv} \) stands for individual capacitor voltage in the lower arm. It can be observed from (19) that the average control actually targets at the sum of the voltage in one phase. Based on equation (17), the sum of the voltage deviations caused by SM asynchrony in the upper arm can be derived as

\[
\sum_{i=1}^{N} \Delta U_{Cv} = \frac{\omega_i U_{dc}}{2 \pi L_c} \sum_{i=1}^{N} \sum_{k=-\infty}^{\infty} \sum_{n=-\infty}^{\infty} \frac{1}{k \omega_s} \varphi_i \delta_i + \left(-1\right)^n \varphi_i
\]

\[
\times \sin \left[ \frac{\left( k + n \right) \pi}{2} \right] \times J_1 \left[ \frac{mk \pi}{2} \right] \times \cos \left[ k \left( 1 - \frac{2 \pi}{N} \right) \right] \times \frac{1}{s^3}
\]

The sum of the voltage deviations for the lower arm can be derived similarly. It should be noted that the sum of the last trigonometric term of equation (20) for \( N \) SMs is actually zero, which means that the arm voltage deviation would eventually yield to zero. Therefore, the SM asynchrony would not affect the capacitor voltage averaging control.

C. Capacitor Voltage Balancing Control

The voltage balancing control strategies are utilized to adjust and balance the individual SM capacitor voltages. Various schemes have been proposed for MMC system stability analysis [29, 30], the frequency domain analysis utilizing control loop transfer function is adopted in the paper. A simplified block diagram of the capacitor voltage-balancing loop for the \( k^{th} \) SM can be found in Fig. 3, where the LPF block stands for the low pass filter, \( 2P_{bal} \) denotes the proportional gain of the voltage balancing control, while \( I_s \) is the amplitude of the alternating output current.

Noting that the dc components in the capacitor current contribute to the shifting of the capacitor voltage, the dc capacitor current caused by SM asynchrony can be deemed as a disturbance to the voltage balancing control loop shown in Fig. 3. As discussed in section II, such current disturbance can be quantitatively derived in the frequency-domain as

\[
i_{(disturbance)}(s) = s \Delta U_{Cv}(s) C_{SM} = \frac{\omega_i U_{dc}}{\pi L_c} \sum_{i=1}^{N} \sum_{k=-\infty}^{\infty} \frac{1}{k \omega_s} \varphi_i \delta_i + \left(-1\right)^n \varphi_i \times \sin \left[ \frac{\left( k + n \right) \pi}{2} \right] \times J_1 \left[ \frac{mk \pi}{2} \right] \times \cos \left[ k \left( 1 - \frac{2 \pi}{N} \right) \right] \times \frac{1}{s^3}
\]

The block diagram of the closed-loop transfer function from the current disturbance \( i_{(disturbance)} \) to the capacitor voltage \( U_{Cv} \) is depicted in Fig. 4. The closed-loop transfer function can be derived accordingly

\[
\phi(s) = \frac{1}{s C_{SM} + \frac{NI \times 2P_{bal}}{8U_{dc}}}
\]

It can be seen that the disturbance from the capacitor current is a second-order element as in (21), and the closed-loop transfer function for the current disturbance in (22) has no \( s \) in its numerator. Based on the control theory, the steady-state error of the disturbance suppression loop is given as

\[
e_{ss} = \lim_{s \to 0} s \cdot \phi(s) \cdot i_{(disturbance)}(s) = 1
\]

Equation (23) reveals that the steady-state capacitor voltage error caused by the harmonic current disturbance would finally diverge to infinite and lead to a system breakdown. It should be noted that a proportional-integral (PI) controller, which has a
one-order $s$ in its close-loop transfer function numerator, is theoretically able to restrain the disturbance caused by the capacitor current according to equation (23). However, the capacitor voltage could be easily unstable by utilizing a PI controller in the capacitor voltage control loops, due to the control conflict among different SMs in one phase leg [8].

In order to evaluate the performance of the voltage balance control, the capacitor voltage deviation taking the capacitor voltage control into account is derived as

$$
\delta U_{i \text{cap}}(s) = \frac{A}{s^2} \frac{8U_{dc}}{8U_{dc} s C_{SM} + N_{I} K_{P \_bal}}
$$

where $A_i$ is given as

$$
A_i = \frac{\omega U_{dc}}{L_{\text{arm}}} \sum_{l=0}^{\infty} \sum_{n=-\infty}^{\infty} \frac{1}{k_{\omega}} \sin^{\pm 1} \left( \frac{(k + n)\pi}{2} \right) 
\times J_{\delta} \left( \frac{mk_{\pi}}{2} \right) \cos \left( (i - l) \frac{2\pi}{N} \right)
$$

The capacitor voltage deviation in the time-domain is derived by taking the inverse Laplace transform of equation (24).

$$
L^1 \left[ \delta U_{i \text{cap}}(s) \right] = \left[ \frac{8A_i U_{dc}}{N_{I} K_{P \_bal}} \right] e^{-\frac{N_{I} K_{P \_bal}}{8U_{dc} s C_{SM}} t} + \frac{8C_{SM} U_{dc}}{N_{I} K_{P \_bal}}
$$

It should be noted that the term contains natural exponential function in (26) would drop to a negligible value after a short transient period. Hence, the dominant capacitor voltage deviation is eventually given as

$$
\delta U_{i \text{cap}} = \left[ \frac{8A_i U_{dc}}{N_{I} K_{P \_bal}} \right] t - \frac{8C_{SM} U_{dc}}{N_{I} K_{P \_bal}}
$$

As indicated by equation (27), the capacitor voltage deviations mainly related to the dc-side voltage, the amplitude of the alternating output current, the number of SMs, the standard deviation of the quartz tolerance, the carrier frequency, the accumulating time of frequency error, and the voltage-balance control parameter. It can be observed that the voltage balancing controller has a damping effect on the capacitor voltage diverging, as the control parameter $K_{P \_bal}$ is in the denominator. And the order of $t$ is also reduced compared with that in (17).

V. PROPOSED SYNCHRONIZATION SCHEME

The synchronization scheme among different local controllers in the adopted MMC distributed control system is realized based on the communication network, which is similar to the methods used in [8, 9]. A synchronization message, which contains the instant time register value of the central controller is broadcasted by the central controller through Ethernet every $T_s$ second, where $T_s$ is the synchronization interval. After receiving the message, local controllers would simultaneously record the local time register value and reset their carrier phase angles according to the calculated register value deviations. The design of the synchronization interval is detailed in this section considering constraints on harmonic contents, capacitor voltage deviation, and the balancing controller capability.

A. Synchronization interval selection by switching harmonics

The derived switching harmonics in the output voltage would eventually inject harmonic current into the grid and thus deteriorate the performance of the system. The harmonic components in the output switching function can approximately evaluate the switching harmonics in the MMC output voltage. The IEEE-519 standard is proposed by IEEE societies as the recommended requirements for harmonic control in electrical power systems. According to the requirement in the standard, a total harmonic distortion (THD) below 5% of the fundamental voltage value is typically required for general systems.

Based on the analysis in Section III, significant harmonics in the output switching function are generated around the carrier frequency due to the SM asynchrony. Note that the RMS value of the harmonic components can be obtained according to equation (6). Since the THD of the MMC output switching function is positively related to the error accumulating time, the maximum synchronization interval can be obtained based on the THD requirements for an MMC distributed control system.

B. Synchronization interval selection by capacitor voltage deviation

According to the analysis in Section III and Section IV, the outputs of the balancing controllers grow with the error accumulation requirements in the adopted MMC system. According to the study in Section III and Section IV, the outputs of the balancing controllers grow with the error accumulation requirements in the adopted MMC system.

C. Synchronization interval selection by control saturation

Based on the analysis in Section III and Section IV, the outputs of the voltage balancing controllers continuously increase since the voltages keep diverging due to the SM asynchrony. The outputs of the balancing controllers grow with the error accumulating time and would be limited to the preset control-output saturation value, which eventually leads to control performance deterioration. Based on the voltage deviations in equation (17) and the balance control diagram in Fig. 3, the output of the voltage balance controller is derived as

$$
\Delta x_{\text{balance}} = \frac{\omega K_{P \_bal} N_{I} C_{SM}}{2\pi L_{\text{arm}}} \sum_{k=1}^{N_{I}} \sum_{x_{SM}=0}^{1} \frac{1}{k_{\omega}} \frac{j}{x_{SM}^2} \frac{k_{\omega}}{2} \left( x_{SM}^2 \right)^{\frac{1}{2}} \cos \left( (i - l) \frac{2\pi}{N} \right)
$$

Assuming that the control limit for the capacitor voltage balancing is $S_{b \_max}$, the maximum synchronization interval based
In order to verify the validity of the mathematical analysis in the previous sections, a single-phase MMC prototype with six SMs per arm is configured based on the MMC platform shown in Fig. 5, whose detailed parameters are specified in TABLE II. The equivalent switching frequency of the MMC is $6f_\text{c} = 6$ kHz. Six DSP TMS320F28335 development boards are used as local controllers and generate PWM signals with asynchronous triangular carriers while a DSP TMS320F28346 development board is adopted as the central controller.

A. MMC without Capacitor Voltage Balancing Control

Fig. 6 shows the experimental results of the distributed control system without capacitor voltage balancing control, which is the worst case that the capacitor voltages diverge due to the harmonic current introduced by the SM asynchronous. It should be noted that the synchronized triangular carriers are adopted during 0 – 1 second to ensure the balance of capacitor voltages. The asynchronous triangular carrier is simultaneously introduced when $t_s=1$ s. Fig. 6(a) presents the six capacitor voltages in the upper arm. It is observed that the individual capacitor voltages indeed diverge with the increase of the error accumulating time. The maximum voltage deviations when $\Delta t = 0.5$ s, 1 s, and 1.5 s are measured from Fig. 6(a), which are denoted as $|\Delta U_{\text{max}}(0.5s)|$, $|\Delta U_{\text{max}}(1s)|$, and $|\Delta U_{\text{max}}(1.5s)|$. In order to validate the capacitor voltage deviation calculation proposed in this paper, the experiment and calculation results are presented in TABLE II. It can be observed that the calculation results show acceptable coincidence with the experiment while $t < 1$ s. The calculations appear higher than experiments since the possibly maximum switching harmonics are taken into account to calculate the maximum voltage deviations and the damping effect of the parasitic resistance and the effects of other control loops in the MMC are ignored.

Fig. 6(b) presents the sum of the arm capacitor voltages. It can be apparently observed that even the capacitor voltages differ from each other, the sum of the arm capacitor voltages is maintained around 300 V, which is closed to the dc-bus voltage.

B. MMC with Capacitor Voltage Balancing Control

Fig. 7 presents the experimental results in the distributed control system, where the circulating current control, capacitor voltage balancing control, and capacitor voltage average control are all implemented. Fig. 7(a) shows the waveforms of the individual capacitor voltages in the upper arm. It should be noted that the synchronized triangular carriers are adopted during 0 – 1 second. Comparing Fig. 7(a) with Fig. 6(a), it can be observed that the voltage deviations from $t_1$ to $t_2$ are reasonably refined when the voltage balance controller is employed. Moreover, it should be noted that there is a good agreement between the theoretical analysis and the experimental results as shown in TABLE III. It can be concluded that the voltage deviations caused by the SM asynchronous can be largely reformed by the capacitor voltage balance controller.

According to the analysis in Section V, the voltage balance strategy using a proportional controller is not able to restrain the capacitor voltage deviation. Hence, the outputs of the balancing control loops would increase to preset control limits and eventually are not able to maintain the capacitor voltage around their references. The control limits of the voltage balance controllers are set to be $\pm0.2$ V in local controllers. Based on equation (29) and (30), the control saturation of the studied MMC occurs at 0.8 s. It can be observed from Fig. 7(a) that since the SM asynchrony is introduced at $t_s$, the capacitor voltages keep diverging.

### TABLE I

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Experimental setup</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of SMs: $N$</td>
<td>6 per arm</td>
</tr>
<tr>
<td>DC-link voltage: $U_{dc}$</td>
<td>300 V</td>
</tr>
<tr>
<td>Modulation index: $m$</td>
<td>0.8</td>
</tr>
<tr>
<td>Arm inductance: $L_{arm}$</td>
<td>5 mH</td>
</tr>
<tr>
<td>SM capacitance: $C_{SM}$</td>
<td>940 $\mu$F</td>
</tr>
<tr>
<td>Carrier frequency: $f_c$</td>
<td>1 kHz</td>
</tr>
<tr>
<td>Load resistance: $R_L$</td>
<td>30 $\Omega$</td>
</tr>
</tbody>
</table>

### TABLE II

<table>
<thead>
<tr>
<th></th>
<th>Experimental</th>
<th>Calculation</th>
</tr>
</thead>
<tbody>
<tr>
<td>$</td>
<td>\Delta U_{\text{max}}(0.5s)</td>
<td>$</td>
</tr>
<tr>
<td>$</td>
<td>\Delta U_{\text{max}}(1s)</td>
<td>$</td>
</tr>
<tr>
<td>$</td>
<td>\Delta U_{\text{max}}(1.5s)</td>
<td>$</td>
</tr>
</tbody>
</table>

on the capacitor voltage balancing control saturation can be obtained by calculating

$$|\Delta V_{\text{balance}}| \leq V_{b_{\text{max}}} \quad (30)$$

VI. SIMULATION AND EXPERIMENTAL RESULTS

Fig. 5. A down-scaled laboratory prototype of MMC.

In Fig. 6, the experimental waveforms of the open-loop MMC system for one phase with asynchrony: (a) individual capacitor voltages; (b) arm voltage.

Fig. 7. presents the experimental results in the distributed control system, where the circulating current control, capacitor voltage balancing control, and capacitor voltage average control are all implemented. Fig. 7(a) shows the waveforms of individual capacitor voltages in the upper arm. It should be noted that the synchronized triangular carriers are adopted during 0 – 1 second. Comparing Fig. 7(a) with Fig. 6(a), it can be observed that the voltage deviations from $t_1$ to $t_2$ are reasonably refined when the voltage balance controller is employed. Moreover, it should be noted that there is a good agreement between the theoretical analysis and the experimental results as shown in TABLE III. It can be concluded that the voltage deviations caused by the SM asynchrony can be largely reformed by the capacitor voltage balance controller.

According to the analysis in Section V, the voltage balance strategy using a proportional controller is not able to restrain the capacitor voltage deviation. Hence, the outputs of the balancing control loops would increase to preset control limits and eventually are not able to maintain the capacitor voltage around their references. The control limits of the voltage balance controllers are set to be $\pm0.2$ V in local controllers. Based on equation (29) and (30), the control saturation of the studied MMC occurs at 0.8 s. It can be observed from Fig. 7(a) that since the SM asynchrony is introduced at $t_s$, the capacitor voltages keep diverging.

Authorized licensed use limited to: Aalborg Universitetsbibliotek. Downloaded on May 18,2020 at 11:58:13 UTC from IEEE Xplore. Restrictions apply.
with the error accumulating time, which also increases the outputs of voltage balance controllers. It is clearly depicted in Fig. 7(a) that the control performance was significantly deteriorated when the balance controller saturated to the preset limit at $t_2$.

The impact of the control saturation can also be observed from Fig. 7(b)-(c) that the circulating current and output current of the MMC system is rapidly distorted since $t_2$. The harmonic spectrums of the output current in steady state ($t=0.5$ s) and the control saturation state ($t=3$ s) are presented in Fig. 7(d) and (e), respectively. It can be seen that the harmonics in output current are significantly increased after $t_2$. The interval $\Delta t$ between $t_1$ and $t_2$ obtained in Fig. 7(a) was 1.4 s, which quite coincides with the calculated value of 0.8 s. The slight mismatch between the two intervals could be introduced by calculating the time interval using the maximum capacitor voltages deviation.

C. MMC with Optimal Synchronization interval

Based on the criteria proposed in Section V, three synchronization intervals can be obtained. The constraint conditions and the calculated synchronization intervals are presented respectively in TABLE IV. Considering the uncertainties of the distributed control system and the inaccuracy of the mathematical models, the relevant margin is reserved and the synchronization interval for the adopted distributed control system is resolved to be 0.5 s, which means the synchronization message should be sent by the central controller every 0.5 s to re-synchronize PWM carriers of the local controllers. It should be noted that a carrier phase jump at synchronization instant after a frequency error accumulating period might distort the MMC output waveform. However, when the synchronization interval is small, the minor carrier drift tends not to introduce severe phase jump in synchronization process. In order to verify the validity of the proposed synchronization interval, the distributed MMC system synchronized with the frequency of 2 Hz is illustrated experimentally based on the same parameters in TABLE I.

The effectiveness of the synchronization is presented in Fig. 8. It can be observed that the capacitor voltage diverging in Fig. 8(a) is largely reformed because of the synchronization with the proposed interval. No severe deterioration introduced by the asynchronous switching harmonics is found in the voltage and current waveforms. Also, no evident disturbance due to the carrier phase jump is detected in the capacitor voltage and output current waveform at the synchronization instant. The maximum

<table>
<thead>
<tr>
<th>Constraint</th>
<th>Interval</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switching</td>
<td>THD≤5%</td>
</tr>
<tr>
<td>Voltage deviation</td>
<td>$</td>
</tr>
<tr>
<td>Control saturation</td>
<td>$</td>
</tr>
</tbody>
</table>

Fig. 7. Experimental waveforms of the close-loop MMC system for one phase with asynchrony: (a) individual capacitor voltages; (b) circulating current; (c) output current; (d) harmonic spectrum of output current at $t=0.5$ s; (e) harmonic spectrum of output current at $t=3$ s.

TABLE III

<table>
<thead>
<tr>
<th>EXPERIMENTAL AND CALCULATION RESULTS</th>
</tr>
</thead>
<tbody>
<tr>
<td>$</td>
</tr>
<tr>
<td>--------------------------------------</td>
</tr>
<tr>
<td>$0.34$ V</td>
</tr>
<tr>
<td>$</td>
</tr>
<tr>
<td>$0.9$ V</td>
</tr>
</tbody>
</table>
The dynamic responses of the periodical synchronized MMC during current reference and load resistance step changes are studied in the Piecewise Linear Electrical Circuit Simulation (PLECS) software. The MMC system configurations are identical with that in TABLE I. The synchronization interval for the 6-SM MMC is selected to be 0.5 s. The output current control is adopted in the MMC distributed control system. The simulation waveforms of these two scenarios are presented in Fig. 9 and Fig. 10, respectively.

In Fig. 9, the output current amplitude is initially set to be 3 A and then steps to 8 A at $t_1$. It can be seen from Fig. 9(c) that the output current rapidly tracks its reference and the dc component in the differential current in Fig. 9(b) is accordingly increased for the power balancing between the input and output of the MMC. The capacitor voltage deviations are always sustained in the safe ranges according to Fig. 9(a).

In the load change scenario in Fig. 10, the load resistance of the MMC is changed from 2 $\Omega$ to 15 $\Omega$ at $t_2$. According to Fig. 10(c)-(d), the MMC output current is well restrained by the current controller and the output voltage is raised because of the increased load resistance. The dc component in the differential current in Fig. 10(b) is rapidly increased for power balancing. Also, no significant distortion is found in Fig. 10(a) at $t_2$. The capacitor voltage deviations are maintained in the safe range.

E. Synchronization interval under system parameter varying

In order to illustrate the impact of the system parameter varying on the synchronization interval selection, graphs describing the synchronization interval $t_{syn}$ under the three criteria in TABLE IV regarding different system parameters are depicted in Fig. 11. Notations $t_{syn}(THD)$, $t_{syn}(\Delta U_c)$, and $t_{syn}(\Delta S_b)$ indicate the synchronization intervals calculated for the output voltage THD, the capacitor voltage deviation ratio, and the balance control capability constraints. According to Fig. 11 (a), the increase of the carrier frequency leads to a decrease of $t_{syn}(\Delta U_c)$ and $t_{syn}(\Delta S_b)$, since higher carrier frequency introduces lower dc disturbance in the capacitor current. However, harmonic amplitudes become higher when carrier frequency grows, which increases the output THD and results in a lower $t_{syn}(THD)$. Based on Fig. 11 (b) and (c), when the SM numbers and frequency error are increased, $t_{syn}$ should be smaller for that the output THD, $\Delta U_c$, and $\Delta S_b$ are more likely to exceed the preset critical values. Whereas the change of SM numbers shows no impact on the output voltage THD, since all the components of $x_o$ in (6) are scaled by $N$.

Moreover, the switching harmonics and capacitor voltage deviations are both calculated considering the worst case of the SM asynchrony. And a margin would be given while selecting the system synchronization interval. Thus, it is unnecessary to frequently re-design the synchronization interval with minor parameter adjustments in the MMC system.

VII. CONCLUSION

This paper presents a sensibly-designed synchronization scheme for the MMC distributed control system, which greatly

![Fig. 9. Simulated waveforms of the MMC when output current reference changes from 3 to 8 A: (a) capacitor voltages; (b) circulating current and its reference; (c) output current.](image)

![Fig. 10. Simulated waveforms of the MMC when load resistance changes from 2 to 15 Ω: (a) capacitor voltages; (b) circulating current and its reference; (c) output current; (d) output voltage.](image)

![Fig. 11. Trends of synchronization intervals for output voltage THD, capacitor voltage deviation, and balance control capability constraints with varying: (a) carrier frequency; (b) SM number; (c) carrier frequency error.](image)
relieves the communication burden for synchronization while maintaining the stable operation of the system. The MMC system with SM asynchrony is mathematically modeled and the model reveals that the SM asynchrony introduces harmonics around the carrier frequency in switching functions and the circulating current. The interaction between the switching harmonics and harmonics in arm currents around the carrier frequency leads to the capacitor voltage diverging. The capacitor voltage diverging also deteriorates the system stability due to the controller damping capability saturation. The synchronization interval is properly selected by considering the harmonic requirements, the safe operation range of the SM capacitors, and the system stability. The validity of the theoretical analysis and the effectiveness of the synchronization scheme are experimentally verified. The experimental results confirm that the mathematical model effectively represents the performance of the MMC system with SM asynchrony. Also, the MMC system operates properly and stably in steady-state and during step changes under the designed synchronization scheme with reduced data transmission.

REFERENCES


Haiyu Wang (S’19) received the B.Eng. degree in Electrical Engineering from the Anhui University of Technology, in 2018, where he is currently working toward the M.Sc degree in electrical engineering from Southwest Jiaotong University, Chengdu, China. His current research interests include the power electronics and multilevel converters.

Shunfeng Yang (S’15-M’18) received the B.Eng. and M.Sc. degrees in Electrical Engineering from Southwest Jiaotong University, Chengdu, China, in 2007 and 2010, respectively, and the Ph.D degree in Power Engineering from Nanyang Technological University, Singapore, in 2018. He was with Temasek Polytechnic, Singapore Technologies Kinetics Ltd, and Rolls-Royce@NTU Corporate Lab, Singapore, from 2009 to 2017. Currently, he is an Associate Professor in Southwest Jiaotong University, China. Dr. Yang received one IEEE Prize Paper Awards and one Highlighted Paper on IEEE Trans. Power Electron. 2018 July Issue. His research interests include power electronics, multi-level converters, and converter control techniques.

Haiyu Chen was born in Beijing, China, in 1997. He received the B.S. degree in electrical engineering in 2019 from Southwest Jiaotong University, Chengdu, China. He is currently working toward the Ph.D. degree at Xi'an Jiaotong University, Xi'an, China. His research interests include power electronics and multilevel converter.

Xiaoyun Feng received the B.S., M.S., and Ph.D. degrees from Southwest Jiaotong University, Chengdu, China, in 1983, 1988, and 2001, all in electrical engineering. She was a Visiting Professor with The University of Tokyo from 1998 to 1999. Since 1983, she has been with the College of Electrical Engineering, Southwest Jiaotong University, where she is currently a Full Professor. Her major research interests include railway optimizing operation, real-time control of train operation, energy-efficient driving, the design of driver assistant systems, the analysis and control of electrical traction converter and motor drive systems.

Frede Blaabjerg (S’86–M’88–SM’97–F’03) was with ABB-Scandia, Randers, Denmark, from 1987 to 1988. From 1988 to 1992, he got the PhD degree in Electrical Engineering at Aalborg University in 1995. He became an Assistant Professor in 1992, an Associate Professor in 1996, and a Full Professor of power electronics and drives in 1998. From 2017 he became a Villum Investigator. He is honoris causa at University Politehnica Timisoara (UPT), Romania and Tallinn Technical University (TTU) in Estonia. His current research interests include power electronics and its applications such as in wind turbines, PV systems, reliability, harmonics and adjustable speed drives. He has published more than 600 journal papers in the fields of power electronics and its applications. He is the co-author of four monographs and editor of ten books in power electronics and its applications. He has received 32 IEEE Prize Paper Awards, the IEEE PELS Distinguished Service Award in 2009, the EPE-PEMC Council Award in 2010, the IEEE William E. Newell Power Electronics Award 2014, the Villum Kann Rasmussen Research Award 2014, the Global Energy Prize in 2019 and the 2020 IEEE Edison Medal. He was the Editor-in-Chief of the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2006 to 2012. He has been Distinguished Lecturer for the IEEE Power Electronics Society from 2005 to 2007 and for the IEEE Industry Applications Society from 2010 to 2011 as well as 2017 to 2018. In 2019-2020 he serves a President of IEEE Power Electronics Society. He is Vice-President of the Danish Academy of Technical Sciences too. He is nominated in 2014-2019 by Thomson Reuters to be between the most 250 cited researchers in Engineering in the world.